поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

H838532H датащи(PDF) 88 Page - Renesas Technology Corp

номер детали H838532H
подробное описание детали  16-Bit Single-Chip Microcomputer H8 Family / H8/300H Super Low Power Series
PDF  508 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H838532H датащи(HTML) 88 Page - Renesas Technology Corp

Back Button H838532H Datasheet HTML 84Page - Renesas Technology Corp H838532H Datasheet HTML 85Page - Renesas Technology Corp H838532H Datasheet HTML 86Page - Renesas Technology Corp H838532H Datasheet HTML 87Page - Renesas Technology Corp H838532H Datasheet HTML 88Page - Renesas Technology Corp H838532H Datasheet HTML 89Page - Renesas Technology Corp H838532H Datasheet HTML 90Page - Renesas Technology Corp H838532H Datasheet HTML 91Page - Renesas Technology Corp H838532H Datasheet HTML 92Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 88 / 508 page
background image
Section 3 Exception Handling
Rev. 1.00 May 30, 2008 Page 68 of 484
REJ09B0436-0100
Bit 0: Asynchronous event counter interrupt enable (IENEC)
Bit 0 enables or disables asynchronous event counter interrupt requests.
Bit 0
IENEC
Description
0
Disables asynchronous event counter interrupt requests
(initial value)
1
Enables asynchronous event counter interrupt requests
For details of SCI3-1 and SCI3-2 interrupt control, see section 10.2.6, Serial Control Register 3
(SCR3).
(4) Interrupt Request Register 1 (IRR1)
Bit
Initial value
Read/Write
7
IRRTA
0
R/W
6
0
R/W
5
1
4
IRRI4
0
R/W
3
IRRI3
0
R/W
0
IRRI0
0
R/W
2
IRRI2
0
R/W
1
IRRI1
0
R/W
**
*
**
*
*
Note: * Only a write of 0 for flag clearing is possible
IRR1 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a timer A or
IRQ
4 to IRQ0 interrupt is requested. The flags are not cleared automatically when an interrupt is
accepted. It is necessary to write 0 to clear each flag.
Bit 7: Timer A interrupt request flag (IRRTA)
Bit 7
IRRTA
Description
0
Clearing condition:
(initial value)
When IRRTA = 1, it is cleared by writing 0
1
Setting condition:
When the timer A counter value overflows from H'FF to H'00
Bit 6: Reserved bit
Bit 6 is a readable/writable reserved bit. It is initialized to 0 by a reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com