поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

SH7261 датащи(PDF) 91 Page - Renesas Technology Corp

номер детали SH7261
подробное описание детали  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 датащи(HTML) 91 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 87Page - Renesas Technology Corp SH7261 Datasheet HTML 88Page - Renesas Technology Corp SH7261 Datasheet HTML 89Page - Renesas Technology Corp SH7261 Datasheet HTML 90Page - Renesas Technology Corp SH7261 Datasheet HTML 91Page - Renesas Technology Corp SH7261 Datasheet HTML 92Page - Renesas Technology Corp SH7261 Datasheet HTML 93Page - Renesas Technology Corp SH7261 Datasheet HTML 94Page - Renesas Technology Corp SH7261 Datasheet HTML 95Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 1348 page
background image
Section 2 CPU
Rev. 2.00 Sep. 07, 2007 Page 59 of 1312
REJ09B0320-0200
Compatibility
Instruction
Instruction Code
Operation
Execu-
tion
Cycles
T Bit
SH2,
SH2E SH4
SH-2A
STC
SR,Rn
0000nnnn00000010
SR
→ Rn
2
Yes
Yes
Yes
STC
TBR,Rn
0000nnnn01001010
TBR
→ Rn
1
Yes
STC
GBR,Rn
0000nnnn00010010
GBR
→ Rn
1
Yes
Yes
Yes
STC
VBR,Rn
0000nnnn00100010
VBR
→ Rn
1
Yes
Yes
Yes
STC.L
SR,@-Rn
0100nnnn00000011
Rn-4
→ Rn, SR → (Rn)
2
Yes
Yes
Yes
STC.L
GBR,@-Rn
0100nnnn00010011
Rn-4
→ Rn, GBR → (Rn)
1
Yes
Yes
Yes
STC.L
VBR,@-Rn
0100nnnn00100011
Rn-4
→ Rn, VBR → (Rn)
1
Yes
Yes
Yes
STS
MACH,Rn
0000nnnn00001010
MACH
→ Rn
1
Yes
Yes
Yes
STS
MACL,Rn
0000nnnn00011010
MACL
→ Rn
1
Yes
Yes
Yes
STS
PR,Rn
0000nnnn00101010
PR
→ Rn
1
Yes
Yes
Yes
STS.L
MACH,@-Rn
0100nnnn00000010
Rn-4
→ Rn, MACH → (Rn)
1
Yes
Yes
Yes
STS.L
MACL,@-Rn
0100nnnn00010010
Rn-4
→ Rn, MACL → (Rn)
1
Yes
Yes
Yes
STS.L
PR,@-Rn
0100nnnn00100010
Rn-4
→ Rn, PR → (Rn)
1
Yes
Yes
Yes
TRAPA
#imm
11000011iiiiiiii
PC/SR
→ stack area,
(imm
× 4 + VBR) → PC
5
Yes
Yes
Yes
Notes: 1. Instruction execution cycles: The execution cycles shown in the table are minimums. In
practice, the number of instruction execution states in cases such as the following:
a. When there is a conflict between an instruction fetch and a data access
b. When the destination register of a load instruction (memory
→ register) is the same
as the register used by the next instruction.
*
In the event of bank overflow, the number of cycles is 19.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com