поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SH7261 датащи(PDF) 36 Page - Renesas Technology Corp

номер детали SH7261
подробное описание детали  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 датащи(HTML) 36 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 32Page - Renesas Technology Corp SH7261 Datasheet HTML 33Page - Renesas Technology Corp SH7261 Datasheet HTML 34Page - Renesas Technology Corp SH7261 Datasheet HTML 35Page - Renesas Technology Corp SH7261 Datasheet HTML 36Page - Renesas Technology Corp SH7261 Datasheet HTML 37Page - Renesas Technology Corp SH7261 Datasheet HTML 38Page - Renesas Technology Corp SH7261 Datasheet HTML 39Page - Renesas Technology Corp SH7261 Datasheet HTML 40Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 1348 page
background image
Section 1 Overview
Rev. 2.00 Sep. 07, 2007 Page 4 of 1312
REJ09B0320-0200
Item
Features
Interrupt controller
(INTC)
• Seventeen external interrupt pins (NMI, IRQ7 to IRQ0, and PINT7 to
PINT0)
• On-chip peripheral interrupts: Priority level set for each module
• 16 priority levels available
• Register bank enabling fast register saving and restoring in interrupt
handling
Bus state controller
(BSC)
• CSC
 Seven-channel chip select controller (CSC)
 External devices with their bus sizes of 32, 16, or 8 bits can be
connected
 Cycle wait function
Up to 31 cycles (up to 7 cycles for page access cycle)
 The following features settable for wait controlling
Timings of asserting and negating chip select signals
Timings of asserting and negating read/write signals
Timings of starting and stopping data output
 One-write strobe and byte write strobe modes are available as
write access modes
 Page read and page write modes are available as page access
modes
• SDRAMC
 Two-channel external SDRAM interfaces
 Auto refresh using the internal programmable refresh counter or
self refresh mode selectable
 The following features settable
Row-column latency, column latency, row-active period, write-
recovery period, row precharge period, auto refresh request
interval, initial precharge cycle count, and initial auto refresh
request interval
 Random column burst access available (one SDRAM burst length)
 Initialization sequencer issues precharge and auto refresh
commands
Bus monitor
• Bus monitor function
When an illegal address access or a bus timeout is detected, a bus
error interrupt is generated.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com