поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SH7261 датащи(PDF) 62 Page - Renesas Technology Corp

номер детали SH7261
подробное описание детали  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 датащи(HTML) 62 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 58Page - Renesas Technology Corp SH7261 Datasheet HTML 59Page - Renesas Technology Corp SH7261 Datasheet HTML 60Page - Renesas Technology Corp SH7261 Datasheet HTML 61Page - Renesas Technology Corp SH7261 Datasheet HTML 62Page - Renesas Technology Corp SH7261 Datasheet HTML 63Page - Renesas Technology Corp SH7261 Datasheet HTML 64Page - Renesas Technology Corp SH7261 Datasheet HTML 65Page - Renesas Technology Corp SH7261 Datasheet HTML 66Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 1348 page
background image
Section 2 CPU
Rev. 2.00 Sep. 07, 2007 Page 30 of 1312
REJ09B0320-0200
2.3
Instruction Features
2.3.1
RISC-Type Instruction Set
Instructions are RISC type. This section details their functions.
(1)
16-Bit Fixed-Length Instructions
Basic instructions have a fixed length of 16 bits, improving program code efficiency.
(2)
32-Bit Fixed-Length Instructions
The SH-2A additionally features 32-bit fixed-length instructions, improving performance and ease
of use.
(3)
One Instruction per State
Each basic instruction can be executed in one cycle using the pipeline system.
(4)
Data Length
Longword is the standard data length for all operations. Memory can be accessed in bytes, words,
or longwords. Byte or word data in memory is sign-extended and handled as longword data.
Immediate data is sign-extended for arithmetic operations or zero-extended for logic operations. It
is also handled as longword data.
Table 2.2
Sign Extension of Word Data
SH-2A CPU
Description
Example of Other CPU
MOV.W
@(disp,PC),R1
ADD
R1,R0
.........
.DATA.W
H'1234
Data is sign-extended to 32
bits, and R1 becomes
H'00001234. It is next
operated upon by an ADD
instruction.
ADD.W
#H'1234,R0
Note:
@(disp, PC) accesses the immediate data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com