| поискавой системы для электроныых деталей |
|
MPC8313E датащи(PDF) 17 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8313E датащи(HTML) 17 Page - Freescale Semiconductor, Inc |
|
17 / 92 page ![]() MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 1 Freescale Semiconductor 17 DDR and DDR2 SDRAM Table 19 provides the input AC timing specifications for the DDR2 SDRAM interface. Figure 3 illustrates the DDR input timing diagram showing the tDISKEW timing parameter. Figure 3. DDR Input Timing Diagram Table 19. DDR and DDR2 SDRAM Input AC Timing Specifications At recommended operating conditions. with GVDD of 2.5 ±5% Parameter Symbol Min Max Unit Notes Controller Skew for MDQS—MDQ tCISKEW —— ps 1, 2 333 MHz — –750 750 — — 266 MHz — –750 750 — — Note: 1. tCISKEW represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is captured with MDQS[n]. This should be subtracted from the total timing budget. 2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called tDISKEW. This can be determined by the following equation: tDISKEW = +/–(T/4 – abs(tCISKEW)) where T is the clock period and abs(tCISKEW) is the absolute value of tCISKEW. MCK[n] MCK[n] tMCK MDQ[x] MDQS[n] tDISKEW D1 D0 tDISKEW |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |