поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8313E датащи(PDF) 70 Page - Freescale Semiconductor, Inc

номер детали MPC8313E
подробное описание детали  PowerQUICC??II Pro Processor Hardware Specifications
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8313E датащи(HTML) 70 Page - Freescale Semiconductor, Inc

Back Button MPC8313E Datasheet HTML 66Page - Freescale Semiconductor, Inc MPC8313E Datasheet HTML 67Page - Freescale Semiconductor, Inc MPC8313E Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC8313E Datasheet HTML 69Page - Freescale Semiconductor, Inc MPC8313E Datasheet HTML 70Page - Freescale Semiconductor, Inc MPC8313E Datasheet HTML 71Page - Freescale Semiconductor, Inc MPC8313E Datasheet HTML 72Page - Freescale Semiconductor, Inc MPC8313E Datasheet HTML 73Page - Freescale Semiconductor, Inc MPC8313E Datasheet HTML 74Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 92 page
background image
MPC8313E PowerQUICCII Pro Processor Hardware Specifications, Rev. 1
70
Freescale Semiconductor
Clocking
Table 62 provides the operating frequencies for the MPC8313E TEPBGA II under recommended
operating conditions (see Table 2).
Table 61. Configurable Clock Units
Unit
Default
Frequency
Options
TSEC1
csb_clk
Off,
csb_clk, csb_clk/2, csb_clk/3
TSEC2
csb_clk
Off,
csb_clk, csb_clk/2, csb_clk/3
Security Core, I2C, SAP, TPR
csb_clk
Off,
csb_clk, csb_clk/2, csb_clk/3
USB DR
csb_clk
Off, csb_clk, csb_clk/2,
csb_clk/3
PCI and DMA complex
csb_clk
Off,
csb_clk
Table 62. Operating Frequencies for TEPBGA I I
Characteristic1
Max Operating Frequency
Unit
e300 core frequency (
core_clk)333
MHz
Coherent system bus frequency (
csb_clk)167
MHz
DDR1/2 memory bus frequency (MCK)2
167
MHz
Local bus frequency (LCLK
n)3
66
MHz
PCI input frequency (SYS_CLK_IN or PCI_CLK)
66
MHz
Notes:
1. The SYS_CLK_IN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the
resulting
csb_clk, MCK, LCLK[0:1], and core_clk frequencies do not exceed their respective maximum or
minimum operating frequencies. The value of SCCR[ENCCM] and SCCR[USBDRCM] must be
programmed such that the maximum internal operating frequency of the Security core and USB modules
do not exceed their respective value listed in this table.
2. The DDR data rate is 2x the DDR memory bus frequency.
3. The local bus frequency is 1/2, 1/4, or 1/8 of the
lbc_clk frequency (depending on LCCR[CLKDIV]) which
is in turn 1x or 2x the
csb_clk frequency (depending on RCWL[LBCM]).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com