MPC8313E datasheet(43/92 Pages) FREESCALE

43 / 92 page

MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 1

Freescale Semiconductor

JTAG

Figure 26 provides the AC test load for TDO and the boundary-scan outputs.

Figure 26. AC Test Load for the JTAG Interface

Figure 27 provides the JTAG clock input timing diagram.

Figure 27. JTAG Clock Input Timing Diagram

Output hold times:

Boundary-scan data

TDO

tJTKLDX

tJTKLOX

—

JTAG external clock to output high impedance:

Boundary-scan data

TDO

tJTKLDZ

tJTKLOZ

5, 6

Notes:

1. All outputs are measured from the midpoint voltage of the falling/rising edge of tTCLK to the midpoint of the signal in question.

The output timings are measured at the pins. All output timings assume a purely resistive 50-

Ω load (see Figure 19).

Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

2. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state) (reference)(state)

for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tJTDVKH symbolizes JTAG

device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the tJTG clock

reference (K) going to the high (H) state or setup time. Also, tJTDXKH symbolizes JTAG timing (JT) with respect to the time

data input signals (D) went invalid (X) relative to the tJTG clock reference (K) going to the high (H) state. Note that, in general,

the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise

and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.

4. Non-JTAG signal input timing with respect to tTCLK.

5. Non-JTAG signal output timing with respect to tTCLK.

6. Guaranteed by design and characterization.

Table 45. JTAG AC Timing Specifications (Independent of SYS_CLK_IN) 1 (continued)

At recommended operating conditions (see Table 2).

Parameter

Symbol 2

Min

Max

Unit

Notes

Output

Z0 = 50 Ω

NVDD/2

RL = 50 Ω

JTAG

tJTKHKL

tJTGR

External Clock

tJTG

tJTGF

VM = Midpoint Voltage (NVDD/2)

MPC8313E датащи(PDF) 43 Page - Freescale Semiconductor, Inc

MPC8313E датащи(HTML) 43 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

датащи скачать

ссылки URL