
TCC76x
Specification Rev. 0.07
February 23, 2005
32-bit RISC Microprocessor for Digital Media Player
INTRODUCTION
Preliminary
1-27
1.4.5 TCC767 Pin Description
Table 1.7 TCC767 Pin Description
Signal Name
Shared Signal
Ball
Type Description – TCC767
External Memory Interface Pins
SD_CKE
GPIO_B[0]
M10
I/O
SDRAM Clock Enable signal. Active high. / GPIO_B[0]
SD_CLK
GPO
N2
I/O
SDRAM Clock / GPO. SD_CLK can be used as a general
purpose output. Refer to section “MEMORY CONTROLLER”.
(MCFG register Bit[3] and Bit[1])
SD_nCS
SD_nCLK / GPIO_B[1]
P2
I/O
Chip select signal for SDRAM, Active low / Inverted SD_CLK for
DDR SDRAM / GPIO_B[1]
XA[21]
DQM[0]
L6
I/O
External Bus Address Bit [21] / Data I/O Mask 0
XA[20]
DQM[1]
P3
I/O
External Bus Address Bit [20] / Data I/O Mask 1
XA[19]
DQS[1]
M6
I/O
External BusAddress Bit [19] / DDR SDRAM Data Strobe [1]
XA[18]
DQS[0]
L7
I/O
External BusAddress Bit [18] / DDR SDRAM Data Strobe [0]
XA[17]
P10
I/O
External Bus Address Bit [17]
XA[16]
SD_nRAS
G5
I/O
External Bus Address Bit [16] / SDRAM RAS signal
XA[15]
SD_nCAS
N3
I/O
External Bus Address Bit [15] / SDRAM CAS signal
XA[14]
SD_BA[1]
M5
I/O
External Bus Address Bit [14] / SDRAM Bank Address 1
XA[13]
SD_BA[0]
M4
I/O
External Bus Address Bit [13] / SDRAM Bank Address 0.
XA[12]
K4
I/O
External Bus Address Bit [12]
XA[11]
L1
I/O
External Bus Address Bit [11]
XA[10]
H1
I/O
External Bus Address Bit [10]
XA[9]
K6
I/O
External Bus Address Bit [9]
XA[8]
K7
I/O
External Bus Address Bit [8]
XA[7]
H2
I/O
External Bus Address Bit [7]
XA[6]
G1
I/O
External Bus Address Bit [6]
XA[5]
H4
I/O
External Bus Address Bit [5]
XA[4]
G2
I/O
External Bus Address Bit [4]
XA[3]
J7
I/O
External Bus Address Bit [3]
XA[2]
J9
I/O
External Bus Address Bit [2]
XA[1]
H9
I/O
External Bus Address Bit [1]
XA[0]
G9
I/O
External Bus Address Bit [0]
XD[15]
H6
I/O
External Bus Data Bit [15]
XD[14]
H5
I/O
External Bus Data Bit [14]
XD[13]
J6
I/O
External Bus Data Bit [13]
XD[12]
H7
I/O
External Bus Data Bit [12]
XD[11]
H8
I/O
External Bus Data Bit [11]
XD[10]
G8
I/O
External Bus Data Bit [10]
XD[9]
H10
I/O
External Bus Data Bit [9]
XD[8]
F9
I/O
External Bus Data Bit [8]
XD[7]
E5
I/O
External Bus Data Bit [7]
XD[6]
G6
I/O
External Bus Data Bit [6]
XD[5]
G7
I/O
External Bus Data Bit [5]
XD[4]
F7
I/O
External Bus Data Bit [4]
XD[3]
E6
I/O
External Bus Data Bit [3]
XD[2]
D9
I/O
External Bus Data Bit [2]
XD[1]
E11
I/O
External Bus Data Bit [1]
XD[0]
E10
I/O
External Bus Data Bit [0]
nCS[3]
GPIO_B[5]
M7
I/O
External Bus Chip Select 3 / GPIO_B[5]
nCS[2]
GPIO_B[4]
R2
I/O
External Bus Chip Select 2 / GPIO_B[4]
nCS[1]
GPIO_B[3]
M3
I/O
External Bus Chip Select 1 / GPIO_B[3]
nCS[0]
GPIO_B[2]
N1
I/O
External Bus Chip Select 0 / GPIO_B[2]
nWE
J8
I/O
Static Memory Write Enable signal. Active low.
nOE
K10
I/O
Static Memory Output Enable signal. Active low.
READY
J15
I
Ready information from external device.
FCSN
D12
I
NOR Flash Chip Select. Should be connected to nCS[3].
USB/UART/IrDA Interface Pins
USB_DP
GPIO_B[26]
P8
I/O
USB Function D+ signal / GPIO_B[26]
USB_DN
GPIO_B[27]
M9
I/O
USB Function D- signal / GPIO_B[27]
USBH_DP
GPIO_B[28]
R8
I/O
USB Host D+ signal / GPIO_B[28]