поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

MNSC140CORE датащи(PDF) 45 Page - Freescale Semiconductor, Inc

номер детали MNSC140CORE
подробное описание детали  Quad Core 16-Bit Digital Signal Processor
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MNSC140CORE датащи(HTML) 45 Page - Freescale Semiconductor, Inc

Back Button MNSC140CORE Datasheet HTML 41Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 42Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 43Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 44Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 45Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 46Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 47Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 48Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 49Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 88 page
background image
AC Timings
MSC8122 Technical Data, Rev. 13
Freescale Semiconductor
2-11
The UPM machine and GPCM machine outputs change on the internal tick selected by the memory controller
configuration. The AC timing specifications are relative to the internal tick. SDRAM machine outputs change only
on the REFCLK rising edge.
Table 2-13.
AC Timing for SIU Inputs
No.
Characteristic
Value for Bus Speed in MHz
Units
Ref = CLKIN
Ref = CLKOUT
1.1 V
1.2 V
1.2 V
1.2 V
100/
133
133
166
133
10
Hold time for all signals after the 50% level of the REFCLK rising edge
0.5
0.5
0.5
0.5
ns
11a
ARTRY/ABB set-up time before the 50% level of the REFCLK rising
edge
3.1
3.0
3.0
3.0
ns
11b
DBG/DBB/BG/BR/TC set-up time before the 50% level of the REFCLK
rising edge
3.6
3.3
3.3
3.3
ns
11c
AACK set-up time before the 50% level of the REFCLK rising edge
3.0
2.9
2.9
2.9
ns
11d
TA/TEA/PSDVAL set-up time before the 50% level of the REFCLK
rising edge
•
Data-pipeline mode
•
Non-pipeline mode
3.5
4.4
3.4
4.0
3.4
4.0
3.4
4.0
ns
ns
12
Data bus set-up time before REFCLK rising edge in Normal mode
•
Data-pipeline mode
•
Non-pipeline mode
1.9
4.2
1.8
4.0
1.7
4.0
1.8
4.0
ns
ns
131
Data bus set-up time before the 50% level of the REFCLK rising edge
in ECC and PARITY modes
•
Data-pipeline mode
•
Non-pipeline mode
2.0
8.2
2.0
7.3
2.0
7.3
2.0
7.3
ns
ns
141
DP set-up time before the 50% level of the REFCLK rising edge
•
Data-pipeline mode
•
Non-pipeline mode
2.0
7.9
2.0
6.1
2.0
6.1
2.0
6.1
ns
ns
15a
TS and Address bus set-up time before the 50% level of the REFCLK
rising edge
•
Extra cycle mode (SIUBCR[EXDD] = 0)
•
No extra cycle mode (SIUBCR[EXDD] = 1)
4.2
5.5
3.8
5.0
3.8
5.0
3.8
5.0
ns
ns
15b
Address attributes: TT/TBST/TSZ/GBL set-up time before the 50%
level of the REFCLK rising edge
•
Extra cycle mode (SIUBCR[EXDD] = 0)
•
No extra cycle mode (SIUBCR[EXDD] = 1)
3.7
4.8
3.5
4.4
3.5
4.4
3.5
4.4
ns
ns
16
PUPMWAIT signal set-up time before the 50% level of the REFCLK
rising edge
3.7
3.7
3.7
3.7
ns
17
IRQx setup time before the 50% level; of the REFCLK rising edge3
4.0
4.0
4.0
4.0
ns
18
IRQx minimum pulse width3
6.0 +
TREFCLK
6.0 +
TREFCLK
6.0 +
TREFCLK
6.0 + TREFCLK
ns
Notes:
1.
Timings specifications 13 and 14 in non-pipeline mode are more restrictive than MSC8102 timings.
2.
Values are measured from the 50% TTL transition level relative to the 50% level of the REFCLK rising edge.
3.
Guaranteed by design.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com