поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MNSC140CORE датащи(PDF) 44 Page - Freescale Semiconductor, Inc

номер детали MNSC140CORE
подробное описание детали  Quad Core 16-Bit Digital Signal Processor
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MNSC140CORE датащи(HTML) 44 Page - Freescale Semiconductor, Inc

Back Button MNSC140CORE Datasheet HTML 40Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 41Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 42Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 43Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 44Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 45Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 46Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 47Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 48Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 88 page
background image
MSC8122 Technical Data, Rev. 13
2-10
Freescale Semiconductor
Specifications
2.5.5
System Bus Access Timing
2.5.5.1 Core Data Transfers
Generally, all MSC8122 bus and system output signals are driven from the rising edge of the reference clock
(REFCLK). The REFCLK is the CLKIN signal. Memory controller signals, however, trigger on four points within a
REFCLK cycle. Each cycle is divided by four internal ticks: T1, T2, T3, and T4. T1 always occurs at the rising
edge of REFCLK (and T3 at the falling edge), but the spacing of T2 and T4 depends on the PLL clock ratio
selected, as Table 2-12 shows.
Figure 2-5 is a graphical representation of Table 2-12.
Table 2-12.
Tick Spacing for Memory Controller Signals
BCLK/SC140 clock
Tick Spacing (T1 Occurs at the Rising Edge of REFCLK)
T2
T3
T4
1:4, 1:6, 1:8, 1:10
1/4 REFCLK
1/2 REFCLK
3/4 REFCLK
1:3
1/6 REFCLK
1/2 REFCLK
4/6 REFCLK
1:5
2/10 REFCLK
1/2 REFCLK
7/10 REFCLK
Figure 2-5.
Internal Tick Spacing for Memory Controller Signals
REFCLK
T1
T2
T3
T4
REFCLK
T1
T2
T3
T4
for 1:3
for 1:5
REFCLK
T1
T2
T3
T4
for 1:4, 1:6, 1:8, 1:10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com