MNSC140CORE datasheet(43/88 Pages) FREESCALE

43 / 88 page

AC Timings

MSC8122 Technical Data, Rev. 13

Freescale Semiconductor

2-9

2.5.4.3 Reset Timing Tables

Table 2-11 and Figure 2-4 describe the reset timing for a reset configuration write through the direct slave

interface (DSI) or through the system bus.

Table 2-11.

Timing for a Reset Configuration Write through the DSI or System Bus

No.

Characteristics

Expression

Min

Max

Unit

Required external PORESET duration minimum

•

CLKIN = 20 MHz

•

CLKIN = 100 MHz (300 MHz core)

•

CLKIN = 133 MHz (400 MHz core)

•

CLKIN = 166 MHz (500 MHz core)

16/CLKIN

800

160

120

—

Delay from deassertion of external PORESET to deassertion of internal

PORESET

•

CLKIN = 20 MHz to 166 MHz

1024/CLKIN

6.17

51.2

µs

Delay from de-assertion of internal PORESET to SPLL lock

•

CLKIN = 20 MHz (RDF = 1)

•

CLKIN = 100 MHz (RDF = 1) (300 MHz core)

•

CLKIN = 133 MHz (RDF = 2) (400 MHz core)

•

CLKIN = 166 MHz (RDF = 2) (500 MHz core)

6400/(CLKIN/RDF)

(PLL reference clock-

division factor)

320

µs

Delay from SPLL to HRESET deassertion

•

REFCLK = 40 MHz to 166 MHz

512/REFCLK

3.08

12.8

µs

Delay from SPLL lock to SRESET deassertion

•

REFCLK = 40 MHz to 166 MHz

515/REFCLK

3.10

12.88

µs

Setup time from assertion of

RSTCONF, CNFGS, DSISYNC, DSI64,

CHIP_ID[0–3], BM[0–2], SWTE, and MODCK[1–2] before deassertion of

PORESET

—

Hold time from deassertion of PORESET to deassertion of

RSTCONF,

CNFGS, DSISYNC, DSI64, CHIP_ID[0–3], BM[0–2], SWTE, and

MODCK[1–2]

—

Note:

Timings are not tested, but are guaranteed by design.

Figure 2-4.

Timing Diagram for a Reset Configuration Write

PORESET

Internal

HRESET

Input

Output (I/O)

SRESET

Output (I/O)

RSTCONF, CNFGS, DSISYNC, DSI64

CHIP_ID[0–3], BM[0–2], SWTE, MODCK[1–2]

Host programs

Word

SPLL is locked

(no external indication)

PORESET

Reset Configuration

pins are sampled

MODCK[3–5]

1 + 2

SPLL

locking period

Reset configuration write

sequence during this

period.

MNSC140CORE датащи(PDF) 43 Page - Freescale Semiconductor, Inc

MNSC140CORE датащи(HTML) 43 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

датащи скачать

ссылки URL