поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MNSC140CORE датащи(PDF) 42 Page - Freescale Semiconductor, Inc

номер детали MNSC140CORE
подробное описание детали  Quad Core 16-Bit Digital Signal Processor
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MNSC140CORE датащи(HTML) 42 Page - Freescale Semiconductor, Inc

Back Button MNSC140CORE Datasheet HTML 38Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 39Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 40Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 41Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 42Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 43Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 44Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 45Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 46Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 88 page
background image
MSC8122 Technical Data, Rev. 13
2-8
Freescale Semiconductor
Specifications
2.5.4.1 Power-On Reset (PORESET) Pin
Asserting PORESET initiates the power-on reset flow. PORESET must be asserted externally for at least 16 CLKIN
cycles after VDD and VDDH are both at their nominal levels.
2.5.4.2 Reset Configuration
The MSC8122 has two mechanisms for writing the reset configuration:
Through the direct slave interface (DSI)
Through the system bus. When the reset configuration is written through the system bus, the MSC8122
acts as a configuration master or a configuration slave. If configuration slave is selected, but no special
configuration word is written, a default configuration word is applied.
Fourteen signal levels (see Chapter 1 for signal description details) are sampled on PORESET deassertion to define
the Reset Configuration Mode and boot and operating conditions:
RSTCONF
CNFGS
DSISYNC
DSI64
CHIP_ID[0–3]
BM[0–2]
SWTE
MODCK[1–2]
Table 2-10.
Reset Actions for Each Reset Source
Reset Action/Reset Source
Power-On
Reset
(PORESET)
Hard Reset (HRESET)
Soft Reset (SRESET)
External only
External or Internal
(Software Watchdog or
Bus Monitor)
External
JTAG Command:
EXTEST, CLAMP, or
HIGHZ
Configuration pins sampled (Refer to
Section 2.5.4.1 for details).
Yes
No
No
No
SPLL state reset
Yes
No
No
No
System reset configuration write through
the DSI
Yes
No
No
No
System reset configuration write though
the system bus
Yes
Yes
No
No
HRESET driven
Yes
Yes
No
No
SIU registers reset
Yes
Yes
No
No
IPBus modules reset (TDM, UART,
Timers, DSI, IPBus master, GIC, HS, and
GPIO)
Yes
Yes
Yes
Yes
SRESET driven
Yes
Yes
Yes
Depends on command
SC140 extended cores reset
Yes
Yes
Yes
Yes
MQBS reset
Yes
Yes
Yes
Yes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com