| поискавой системы для электроныых деталей |
|
STM32WB50CG датащи(PDF) 95 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32WB50CG датащи(HTML) 95 Page - STMicroelectronics |
|
95 / 119 page ![]() DS13047 Rev 5 95/119 STM32WB50CG STM32WB30CE Electrical characteristics 110 Figure 21. Recommended NRST pin protection 1. The reset network protects the device against parasitic resets. 2. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in Table 68, otherwise the reset will not be taken into account by the device. 3. The external capacitor on NRST must be placed as close as possible to the device. Table 68. NRST pin characteristics(1) 1. Guaranteed by design. Symbol Parameter Conditions Min Typ Max Unit VIL(NRST) NRST input low level voltage - - - 0.3 x VDD V VIH(NRST) NRST input high level voltage - 0.7 x VDD -- Vhys(NRST) NRST Schmitt trigger voltage hysteresis -- 200 - mV RPU Weak pull-up equivalent resistor(2) 2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10%) . VIN = VSS 25 40 55 kΩ VF(NRST) NRST input filtered pulse -- - 70 ns VNF(NRST) NRST input not filtered pulse 2 V ≤ VDD ≤ 3.6 V 350 - - MS19878V3 RPU VDD Internal reset External reset circuit (1) NRST (2) Filter 0.1 μF |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |