поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STM32WB50CG датащи(PDF) 75 Page - STMicroelectronics

номер детали STM32WB50CG
подробное описание детали  Multiprotocol wireless 32-bit MCU Arm®-based Cortex®-M4 with FPU, Bluetooth® 5.2 or 802.15.4 radio solution
PDF  119 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32WB50CG датащи(HTML) 75 Page - STMicroelectronics

Back Button STM32WB50CG Datasheet HTML 71Page - STMicroelectronics STM32WB50CG Datasheet HTML 72Page - STMicroelectronics STM32WB50CG Datasheet HTML 73Page - STMicroelectronics STM32WB50CG Datasheet HTML 74Page - STMicroelectronics STM32WB50CG Datasheet HTML 75Page - STMicroelectronics STM32WB50CG Datasheet HTML 76Page - STMicroelectronics STM32WB50CG Datasheet HTML 77Page - STMicroelectronics STM32WB50CG Datasheet HTML 78Page - STMicroelectronics STM32WB50CG Datasheet HTML 79Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 119 page
background image
DS13047 Rev 5
75/119
STM32WB50CG STM32WB30CE
Electrical characteristics
110
6.3.9
Wakeup time from Low-power modes and voltage scaling
transition times
The wakeup times given in Table 45 are the latency between the event and the execution of
the first user instruction.
The device goes in Low-power mode after the WFE (Wait For Event) instruction.
APB1
RTC
1.10
1.25
µA/MHz
I2C1 independent clock domain
2.50
4.40
I2C1 clock domain
4.80
5.50
LPTIM1 independent clock domain
2.10
3.00
LPTIM1 clock domain
3.60
3.80
TIM2
5.65
4.90
LPTIM2 clock domain
3.95
4.50
LPTIM2 independent clock domain
2.20
3.80
WWDG
0.335
0.965
All APB1 peripherals
17.0
13.55
APB2
AHB to APB2(3)
1.10
1.35
TIM1
8.20
7.25
TIM17
2.85
2.40
TIM16
2.75
2.55
USART1 independent clock domain
4.40
7.00
USART1 clock domain
8.80
7.75
SPI1
1.75
1.45
All APB2 on
25.5
22
ALL
72.2
62.9
1. The BusMatrix is automatically active when at least one master is ON (CPU, DMA).
2. GPIOs consumption during read and write accesses.
3. The AHB to APB2 bridge is automatically active when at least one peripheral is ON on the APB2.
Table 44. Peripheral current consumption (continued)
Peripheral
Run
Low-power
run and sleep
Unit
Table 45. Low-power mode wakeup timings(1)
Symbol
Parameter
Conditions
Typ
Max
Unit
tWUSLEEP
Wakeup time from
Sleep mode
to Run mode
-9
10
No. of
CPU
cycles
tWULPSLEEP
Wakeup time from
Low-power sleep mode
to Low-power run mode
Wakeup in Flash with memory in power-down
during low-power sleep mode (FPDS = 1 in
PWR_CR1) and with clock MSI = 2 MHz
910



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com