| поискавой системы для электроныых деталей |
|
STM32WB50CG датащи(PDF) 44 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32WB50CG датащи(HTML) 44 Page - STMicroelectronics |
|
44 / 119 page ![]() Functional overview STM32WB50CG STM32WB30CE 44/119 DS13047 Rev 5 3.19 Universal synchronous/asynchronous receiver transmitter (USART) The devices embed one universal synchronous receiver transmitter. This interface provides asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and has LIN Master/Slave capability. It provides hardware management of the CTS and RTS signals, and RS485 driver enable. The USART is able to communicate at speeds of up to 4 Mbit/s, and also provides Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. The USART supports synchronous operation (SPI mode), and can be used as an SPI master. The USART has a clock domain independent from the CPU clock, allowing it to wake up the MCU from Stop mode using baudrates up to 200 kbaud. The wake up events from Stop mode are programmable and can be: the start bit detection any received data frame a specific programmed data frame. The USART interface can be served by the DMA controller. 3.20 Serial peripheral interface (SPI1) The SPI interface enables communication up to 32 Mbit/s in master and up to 24 Mbit/s in slave modes, in half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interface supports NSS pulse mode, TI mode and Hardware CRC calculation. The SPI interface can be served by the DMA controller. 3.21 Development support 3.21.1 Serial wire JTAG debug port (SWJ-DP) The Arm® SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. Independent clock X Wakeup from Stop 0 / Stop 1 mode on address match X Wakeup from Stop 2 mode on address match - 1. X: supported. Table 12. I2C implementation (continued) I2C features(1) I2C1 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |