P5021 datasheet(134/155 Pages) NXP

134 / 155 page

P5021 QorIQ Integrated Processor Data Sheet, Rev. 1

Hardware design considerations

Freescale Semiconductor

134

3.1.6

Frequency options

This section discusses interface frequency options.

3.1.6.1

SYSCLK and platform frequency options

This table shows the expected frequency options for SYSCLK and platform frequencies.

3.1.6.2

Minimum platform frequency requirements for high-speed interfaces

The platform clock frequency must be considered for proper operation of high-speed interfaces as described below.

For proper PCI Express operation, the platform clock frequency must be greater than or equal to the values shown in these

figures.

Figure 49. Gen 1 PEX minimum platform frequency

Figure 50. Gen 2 PEX minimum platform frequency

Table 100. Synchronous DDR clock ratio

Binary Value of

MEM_PLL_RAT[10:14]

DDR:Platform CLK ratio

Set MEM_PLL_CFG=01

for platform CLK freq1

0_0001

1:1

>600 MHz

All Others

Reserved

—

Note:

1. Set RCW field MEM_PLL_CFG=0b01

Table 101. SYSCLK and platform frequency options

Platform:

SYSCLK

ratio

SYSCLK (MHz)

100

125

133.3

150

Platform frequency (MHz)1

1 Platform frequency values are shown rounded down to the nearest whole number (decimal place accuracy

removed)

5:1

625

666

750

6:1

600

750

800

7:1

700

8:1

800

527 MHz

PCI Express link width

()

--------------------------------------------------------------------------------

527 MHz

PCI Express link width

()

--------------------------------------------------------------------------------

P5021 датащи(PDF) 134 Page - NXP Semiconductors

P5021 датащи(HTML) 134 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL