| поискавой системы для электроныых деталей |
|
P5021 датащи(PDF) 3 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
P5021 датащи(HTML) 3 Page - NXP Semiconductors |
|
3 / 155 page ![]() Pin assignments and reset states P5021 QorIQ Integrated Processor Data Sheet, Rev. 1 Freescale Semiconductor 3 Figure 1. P5021 block diagram 1 Pin assignments and reset states 1.1 1295 FC-PBGA ball layout diagrams These figures show the FC-PBGA ball map diagrams. Real-time debug 18-Lane 5-GHz SerDes 512 KB backside L2 cache Frame Manager QorIQ P5021 Power Architecture® e5500 Core Security 5.0 eLBC Queue Mgr Buffer Mgr eOpenPIC Internal Power mgmt SD/MMC SPI 2x DUART 4x I2Cs Clocks/Reset GPIO CCSR BootROM 2x USB 2.0 + 2x PHY Security Monitor PreBoot Loader 32 KB D-cache 32 KB I-cache 1024 KB frontside L3 cache 64-bit 1600 MT/s DDR-3 memory controller CoreNet™ Coherency Fabric PAMU PAMU PAMU Buffer Parse, classify, distribute 64-bit 1600 MT/s DDR-3 memory controller 1024 KB frontside L3 cache PAMU Perf monitor CoreNet trace Watchpoint cross trigger Test Port/ SAP RAID5/6 DMA DMA 10GE 1GE 1GE 1GE 1GE 1GE Frame Manager Buffer Parse, classify, distribute 1GE 1GE 1GE 1GE 1GE 1GE 10GE PAMU Peripheral access management unit (PAMU) SATA SerDes RGMII |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |