 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
P5021 датащи(PDF) 80 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
P5021 датащи(HTML) 80 Page - NXP Semiconductors |
|
|
80 / 155 page  P5021 QorIQ Integrated Processor Data Sheet, Rev. 1 Electrical characteristics Freescale Semiconductor 80 This figure provides the AC test load for eTSEC. Figure 16. eTSEC AC test load This figure shows the MII receive AC timing diagram. Figure 17. MII Receive AC timing diagram 2.12.2.3 RGMII AC timing specifications This table presents the RGMII AC timing specifications. Table 36. RGMII AC timing specifications For recommended operating conditions, see Table 3. Parameter Symbol1 Min Typ Max Unit Notes Data to clock output skew (at transmitter) tSKRGT_TX –500 0 500 ps 5 Data to clock input skew (at receiver) tSKRGT_RX 1.0 — 2.6 ns 2 Clock period duration tRGT 7.2 8.0 8.8 ns 3 Duty cycle for 10BASE-T and 100BASE-TX tRGTH/tRGT 40 50 60 % 3, 4 Duty cycle for Gigabit tRGTH/tRGT 45 50 55 % — Rise time (20%–80%) tRGTR — — 0.75 ns — Output Z0 = 50 Ω LVDD/2 RL = 50 Ω RX_CLK RXD[3:0] tMRDXKL tMRX tMRXH tMRXR tMRXF RX_DV RX_ER tMRDVKH Valid Data |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
