поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

P5021 датащи(PDF) 56 Page - NXP Semiconductors

номер детали P5021
подробное описание детали  P5021 QorIQ Integrated Processor Data Sheet
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

P5021 датащи(HTML) 56 Page - NXP Semiconductors

Back Button P5021 Datasheet HTML 52Page - NXP Semiconductors P5021 Datasheet HTML 53Page - NXP Semiconductors P5021 Datasheet HTML 54Page - NXP Semiconductors P5021 Datasheet HTML 55Page - NXP Semiconductors P5021 Datasheet HTML 56Page - NXP Semiconductors P5021 Datasheet HTML 57Page - NXP Semiconductors P5021 Datasheet HTML 58Page - NXP Semiconductors P5021 Datasheet HTML 59Page - NXP Semiconductors P5021 Datasheet HTML 60Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 155 page
background image
P5021 QorIQ Integrated Processor Data Sheet, Rev. 1
Electrical characteristics
Freescale Semiconductor
56
Input voltage
DDR3 and DDR3L DRAM
signals
MVIN
GND to GVDD
V7
DDR3 and DDR3L DRAM
reference
MVREF
GVDD/2 ± 1%
V
7
Ethernet signals (except EMI2)
LVIN
GND to LVDD
V7
eSPI, eSHDC
CVIN
GND to CVDD
V7
Enhanced local bus signals
BVIN
GND to BVDD
V7
DUART, I2C, DMA, MPIC, GPIO,
system control and power
management, clocking, debug,
I/O voltage select, and JTAG I/O
voltage
OVIN
GND to OVDD
V7
SerDes signals
SVIN
GND to SVDD
V7
USB PHY Transceiver signals
USB_VIN_3P3
GND to
USB_VDD_3P3
V7
Ethernet Management interface
2 (EMI2) signals
GND to 1.2V
V
4, 7
Operating Temperature range
Normal Operation
TA,
TJ
TA = 0 (min) to
TJ = 105 (max)
(90 (max) core
frequency > 2000
MHz)
°C—
Extended Temperature
TA,
TJ
TA = -40 (min) to
TJ = 105 (max)
°C—
Secure Boot Fuse Programming
TA,
TJ
TA = 0 (min) to
TJ = 70 (max)
°C2
Notes:
1. VDD_PL voltage must not exceed VDD_CA.
2. POVDD must be supplied 1.5 V and the chip must operate in the specified fuse programming temperature range only
during secure boot fuse programming. For all other operating conditions, POVDD must be tied to GND, subject to the
power sequencing constraints shown in Section 2.2, “Power-up sequencing.”
3. Selecting RGMII limits LVDD to 2.5V.
4. Ethernet Management interface 2 pins function as open drain I/Os. The interface shall conform to 1.2 V nominal voltage
levels. LVDD must be powered to use this interface.6. Supply voltage specified at the voltage sense pin. Voltage input
pins must be regulated to provide specified voltage at the sense pin.
7. All input signals must increase/decrease monotonically throughout the entire rise/fall duration.
Table 3. Recommended operating conditions (continued)
Parameter
Symbol
Recommended
value
Unit
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com