поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

XRT7250 датащи(PDF) 20 Page - Exar Corporation

номер детали XRT7250
подробное описание детали  DS3/E3 FRAMER IC
PDF  463 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  EXAR [Exar Corporation]
домашняя страница  http://www.exar.com
Logo EXAR - Exar Corporation

XRT7250 датащи(HTML) 20 Page - Exar Corporation

Back Button XRT7250 Datasheet HTML 16Page - Exar Corporation XRT7250 Datasheet HTML 17Page - Exar Corporation XRT7250 Datasheet HTML 18Page - Exar Corporation XRT7250 Datasheet HTML 19Page - Exar Corporation XRT7250 Datasheet HTML 20Page - Exar Corporation XRT7250 Datasheet HTML 21Page - Exar Corporation XRT7250 Datasheet HTML 22Page - Exar Corporation XRT7250 Datasheet HTML 23Page - Exar Corporation XRT7250 Datasheet HTML 24Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 463 page
background image
áç
áç
áç
áç
DS3/E3 FRAMER IC
XRT7250
REV. 1.1.1
XVIII
that is output by the Transmit DS3 LIU Interface Block ................................................................................ 178
Table 34:The Relationship between the contents of Bit 2 (TxLineClk Inv) within the I/O Control Register and the
TxLineClk clock edge that TxPOS and TxNEG are updated on ................................................................... 178
Table 35:The Relationship between the contents of Bit 2 (TxLineClk Inv) within the I/O Control Register and the
TxLineClk clock edge that TxPOS and TxNEG are updated on ................................................................... 184
Table 36:The Relationship between the contents of Bit 1 (RxLineClk Inv) of the I/O Control Register, and the
sampling edge of the RxLineClk signal ........................................................................................................ 187
Table 37:The Relationship between the contents of Bit 2 (Framing on Parity) within the Rx DS3 Configuration
and Status Register, and the resulting Framing Acquisition Criteria ............................................................ 190
Table 38:The Relationship between the contents of Bit 1 (F-Sync Algo) within the Rx DS3 Configuration and
Status Register, and the resulting F-bit OOF Declaration criteria used by the Receive DS3 Framer block . 191
Table 39:The Relationship between the contents of Bit 0 (M-Sync Algo) within the Rx DS3 Configuration and
Status Register, and the resulting M-Bit OOF Declaration Criteria used by the Receive DS3 Framer block 191
Table 40:The Relationship between RxLAPDType[1:0] and the resulting LAPD Message type and size ... 203
Table 41:Listing and Description of the Pin Associated with the Receive Overhead Data Output Interface Block
206
Table 42:The Relationship between the Number of Rising Clock Edges in RxOHClk, (since RxOHFrame was
last sampled "High") to the DS3 Overhead Bit, that is being output via the RxOH output pin ...................... 208
Table 43:Listing and Description of the Pin Associated with the Receive Overhead Data Output Interface Block
(Method 2) .................................................................................................................................................... 211
Table 44:The Relationship between the Number of RxOHEnable output pulses ((since RxOHFrame was last
sampled "High") to the DS3 Overhead Bit, that is being output via the RxOH output pin ............................ 213
Table 45:Listing and Description of the pin associated with the Receive Payload Data Output Interface block .
217
Table 46:Listing and Description of the pins associated with the Transmit Payload Data Input Interface ... 237
Table 47:A Listing of the Overhead bits within the E3 frame, and their potential sources, within the XRT7250 IC
254
Table 48:Description of Method 1 Transmit Overhead Input Interface Signals ............................................ 255
Table 49:The Relationship between the Number of Rising Clock Edges in TxOHClk, (since TxOHFrame was
last sampled "High") to the E3 Overhead Bit, that is being processed ......................................................... 257
Table 50:Description of Method 2 Transmit Overhead Input Interface Signals ............................................ 259
Table 51:The Relationship between the Number of TxOHEnable pulses (since the last occurrence of the TxO-
HFrame pulse) to the E3 Overhead Bit, that is being processed by the XRT7250 ...................................... 261
Table 52:The LAPD Message Type and the Corresponding value of the First Byte, within the Information Pay-
load ............................................................................................................................................................... 263
Table 53:Relationship between TxLAPD Msg Length and the LAPD Message Size ................................... 265
Table 54:The Relationship between the contents of Bit 2 (Tx AIS Enable) within the Tx E3 Configuration Regis-
ter, and the resulting Transmit E3 Framer Block's Action ............................................................................. 272
Table 55:The Relationship between the contents of Bit 1 (Tx LOS) within the Tx E3 Configuration Register, and
the resulting Transmit E3 Framer Block's Action .......................................................................................... 272
Table 56:The Relationship between the content of Bit 3 (Unipolar/Bipolar*) within the UNI I/O Control Register
and the Transmit E3 Framer Line Interface Output Mode ............................................................................ 278
Table 57:The Relationship between Bit 4 (AMI/HDB3*) within the I/O Control Register and the Bipolar Line Code
that is output by the Transmit E3 LIU Interface Block .................................................................................. 280
Table 58:The Relationship between the contents of Bit 2 (TxLineClk Inv) within the I/O Control Register and the
TxLineClk clock edge that TxPOS and TxNEG are updated on ................................................................... 280
Table 59:The Relationship between the contents of Bit 2 (TxLineClk Inv) within the I/O Control Register and the
TxLineClk clock edge that TxPOS and TxNEG are updated on ................................................................... 285
Table 60:The Relationship between the contents of Bit 1 (RxLineClk Inv) of the I/O Control Register, and the
sampling edge of the RxLineClk signal ........................................................................................................ 288
Table 61:The Relationship between the Logic State of the RxOOF and RxLOF output pins, and the Framing
State of the Receive E3 Framer block .......................................................................................................... 295
Table 62:The Relationship between the Contents of RxLAPDType[1:0] bit-fields and the PMDL Message Type/
Size ............................................................................................................................................................... 307



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com