PIC18F4539-ESLASHMLSQTP datasheet(80/322 Pages) MICROCHIP

80 / 322 page

PIC18FXX39

DS30485A-page 78

Preliminary

 2002 Microchip Technology Inc.

8.4

IPR Registers

The IPR registers contain the individual priority bits for

the peripheral interrupts. Due to the number of periph-

eral interrupt sources, there are two Peripheral Inter-

rupt Priority registers (IPR1, IPR2). The operation of

the priority bits requires that the Interrupt Priority

Enable (IPEN) bit be set.

For PIC18FXX39 devices, the Motor Control kernel

requires that the Timer2 to PR2 match interrupt be the

only high priority interrupt. Failure to do this may result

in unpredictable operation of the kernel or the entire

microcontroller.

In practical terms, this means:

• Interrupt priority levels are enabled (IPEN = 1);

• High priority interrupts are enabled

(INTCON<7> = 1);

• Timer2 interrupt is enabled and set as high priority

(PIE1<1> and IPR<1> = 1); and

• all other interrupts are disabled (INTCON or PIR

bits = 0), or set as low priority (IPR bits = 0).

IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

Note:

Configuring the interrupts is automatically

done

the

API

method

void

ProMPT_Init(PWMfrequency

). It is the

user’s responsibility to make certain that

this method is called at the very beginning

of the application.

R/W-1

U-1

R/W-1

PSPIP(1,2)

ADIP(2)

RCIP(2)

TXIP(2)

SSPIP(2)

—TMR2IP(3) TMR1IP(2)

bit 7

bit 0

bit 7

PSPIP(1,2): Parallel Slave Port Read/Write Interrupt Priority bit

= High priority

= Low priority

bit 6

ADIP(2): A/D Converter Interrupt Priority bit

= High priority

= Low priority

bit 5

RCIP(2): USART Receive Interrupt Priority bit

= High priority

= Low priority

bit 4

TXIP(2): USART Transmit Interrupt Priority bit

= High priority

= Low priority

bit 3

SSPIP(2): Master Synchronous Serial Port Interrupt Priority bit

= High priority

= Low priority

bit 2

Unimplemented: Read as ‘1’

bit 1

TMR2IP(3): TMR2 to PR2 Match Interrupt Priority bit

= High priority

= Low priority

bit 0

TMR1IP(2): TMR1 Overflow Interrupt Priority bit

= High priority

= Low priority

Note 1: This bit is reserved on PIC18F2X39 devices.

2: Maintain this bit cleared (= 0).

3: This bit is reserved for use by the ProMPT kernel; always maintain this bit set (= 1).

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

- n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

PIC18F4539-E/MLSQTP датащи(PDF) 80 Page - Microchip Technology

PIC18F4539-E/MLSQTP датащи(HTML) 80 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL