поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PIC18F4539-E/MLSQTP датащи(PDF) 46 Page - Microchip Technology

номер детали PIC18F4539-E/MLSQTP
подробное описание детали  Enhanced FLASH Microcontrollers with Single Phase Induction Motor Control Kernel
PDF  322 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F4539-E/MLSQTP датащи(HTML) 46 Page - Microchip Technology

Back Button PIC18F4539-E/MLSQTP Datasheet HTML 42Page - Microchip Technology PIC18F4539-E/MLSQTP Datasheet HTML 43Page - Microchip Technology PIC18F4539-E/MLSQTP Datasheet HTML 44Page - Microchip Technology PIC18F4539-E/MLSQTP Datasheet HTML 45Page - Microchip Technology PIC18F4539-E/MLSQTP Datasheet HTML 46Page - Microchip Technology PIC18F4539-E/MLSQTP Datasheet HTML 47Page - Microchip Technology PIC18F4539-E/MLSQTP Datasheet HTML 48Page - Microchip Technology PIC18F4539-E/MLSQTP Datasheet HTML 49Page - Microchip Technology PIC18F4539-E/MLSQTP Datasheet HTML 50Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 322 page
background image
PIC18FXX39
DS30485A-page 44
Preliminary
 2002 Microchip Technology Inc.
TMR0H
Timer0 Register High Byte
0000 0000
27, 101
TMR0L
Timer0 Register Low Byte
xxxx xxxx
27, 101
T0CON
TMR0ON
T08BIT
T0CS
T0SE
PSA
T0PS2
T0PS1
T0PS0
1111 1111
27, 99
OSCCON*
—
—
—
—
—
—
—
*
---- ---0
27
LVDCON
—
—
IRVST
LVDEN
LVDL3
LVDL2
LVDL1
LVDL0
--00 0101
27, 191
WDTCON
—
—
—
—
—
—
—SWDTE
---- ---0
27, 203
RCON
IPEN
—
—RI
TO
PD
POR
BOR
0--1 11qq
25, 50, 80
TMR1H
Timer1 Register High Byte
xxxx xxxx
27, 103
TMR1L
Timer1 Register Low Byte
xxxx xxxx
27, 103
T1CON
RD16
—
T1CKPS1
T1CKPS0
—
T1SYNC
TMR1CS
TMR1ON 0-00 0000 27, 103
TMR2*
*
*
*
*
*
*
*
*
0000 0000
27
PR2*
*
*
*
*
*
*
*
*
1111 1111
27
T2CON*
*
*
*
*
*
*
*
*
-000 0000
27
SSPBUF
SSP Receive Buffer/Transmit Register
xxxx xxxx
27, 125
SSPADD
SSP Address Register in I2C Slave mode. SSP Baud Rate Reload Register in I2C Master mode.
0000 0000
27, 134
SSPSTAT
SMP
CKE
D/A
PS
R/W
UA
BF
0000 0000
27, 126
SSPCON1
WCOL
SSPOV
SSPEN
CKP
SSPM3
SSPM2
SSPM1
SSPM0
0000 0000
27, 127
SSPCON2
GCEN
ACKSTAT
ACKDT
ACKEN
RCEN
PEN
RSEN
SEN
0000 0000
27, 137
ADRESH
A/D Result Register High Byte
xxxx xxxx
187,188
ADRESL
A/D Result Register Low Byte
xxxx xxxx
187,188
ADCON0
ADCS1
ADCS0
CHS2
CHS1
CHS0
GO/DONE
—ADON
0000 00-0
28, 181
ADCON1
ADFM
ADCS2
—
—
PCFG3
PCFG2
PCFG1
PCFG0
00-- 0000
28, 182
CCPR1H
PWM Register1 High Byte (Read only)
xxxx xxxx
28, 124
CCPR1L*
*
*
*
*
*
*
*
*
xxxx xxxx
28, 124
CCP1CON*
—
—
*
*
*
*
*
*
--00 0000
28, 124
CCPR2H
PWM Register2 High Byte (Read only)
xxxx xxxx
28, 124
CCPR2L*
*
*
*
*
*
*
*
*
xxxx xxxx
28, 124
CCP2CON*
—
—
*
*
*
*
*
*
--00 0000
28, 124
TMR3H
Timer3 Register High Byte
xxxx xxxx
28, 109
TMR3L
Timer3 Register Low Byte
xxxx xxxx
28, 109
T3CON
RD16
—
T3CKPS1
T3CKPS0
—
T3SYNC
TMR3CS
TMR3ON 0000 0000 28, 109
SPBRG
USART1 Baud Rate Generator
0000 0000
28, 168
RCREG
USART1 Receive Register
0000 0000
28, 175,
178
TXREG
USART1 Transmit Register
0000 0000
28, 173,
176
TXSTA
CSRC
TX9
TXEN
SYNC
—
BRGH
TRMT
TX9D
0000 -010
28, 166
RCSTA
SPEN
RX9
SREN
CREN
ADDEN
FERR
OERR
RX9D
0000 000x
28, 167
EEADR
Data EEPROM Address Register
0000 0000
28, 61,
65
EEDATA
Data EEPROM Data Register
0000 0000
28, 65
EECON2
Data EEPROM Control Register 2 (not a physical register)
---- ----
28, 61,
65
EECON1
EEPGD
CFGS
—
FREE
WRERR
WREN
WR
RD
xx-0 x000
28, 62
TABLE 4-2:
REGISTER FILE SUMMARY (CONTINUED)
File Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Details
on page:
Legend:
x
= unknown, u = unchanged, - = unimplemented, q = value depends on condition
*
These registers (or individual bits) are retained to maintain compatibility with PIC18FXX2 devices; however, the indicated bits are
reserved in PIC18FXX39 devices. Users should not alter the values of these bits. See Section 4.9.2 for details.
Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other Oscillator modes.
2: Bit 21 of the TBLPTRU allows access to the device configuration bits.
3: These registers and bits are reserved on the PIC18F2X39 devices; always maintain these clear.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com