поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DS2148 датащи(PDF) 31 Page - Dallas Semiconductor

номер детали DS2148
подробное описание детали  5V E1/T1/J1 Line Interface
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  DALLAS [Dallas Semiconductor]
домашняя страница  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2148 датащи(HTML) 31 Page - Dallas Semiconductor

Back Button DS2148 Datasheet HTML 27Page - Dallas Semiconductor DS2148 Datasheet HTML 28Page - Dallas Semiconductor DS2148 Datasheet HTML 29Page - Dallas Semiconductor DS2148 Datasheet HTML 30Page - Dallas Semiconductor DS2148 Datasheet HTML 31Page - Dallas Semiconductor DS2148 Datasheet HTML 32Page - Dallas Semiconductor DS2148 Datasheet HTML 33Page - Dallas Semiconductor DS2148 Datasheet HTML 34Page - Dallas Semiconductor DS2148 Datasheet HTML 35Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 75 page
background image
DS2148/Q48
31 of 75
6.1
Device Power-Up And Reset
The DS2148 will reset itself upon power-up, setting all writeable registers to 00h and clearing the status
and information registers. CCR3.7 (TUA1) = 0 results in the LIU transmitting unframed all ones. After
the power supplies have settled following power-up, initialize all control registers to the desired settings,
then toggle the LIRST bit (CCR3.2). The DS2148 can be reset at anytime to the default settings by
bringing HRST* (pin 29) low (level triggered) or by powering down and powering up again.
CCR4 (03H): COMMON CONTROL REGISTER 4
(MSB)
(LSB)
L2
L1
L0
EGL
JAS
JABDS
DJA
TPD
SYMBOL
POSITION
DESCRIPTION
L2
CCR4.7
Line Build Out Select Bit 2. Sets the transmitter build out
(Table 9-1 for E1 and Table 9-2 for T1)
L1
CCR4.6
Line Build Out Select Bit 1. Sets the transmitter build out
(Table 9-1 for E1 and Table 9-2 for T1)
L0
CCR4.5
Line Build Out Select Bit 0. Sets the transmitter build out
(Table 9-1 for E1 and Table 9-2 for T1)
EGL
CCR4.4
Receive Equalizer Gain Limit. This bit controls the sensitivity
of the receive equalizer (Table 6-2)
JAS
CCR4.3
Jitter Attenuator Select.
0 = place the jitter attenuator on the receive side
1 = place the jitter attenuator on the transmit side
JABDS
CCR4.2
Jitter Attenuator Buffer Depth Select.
0 = 128 bits
1 = 32 bits (use for delay sensitive applications)
DJA
CCR4.1
Disable Jitter Attenuator.
0 = jitter attenuator enabled
1 = jitter attenuator disabled
TPD
CCR4.0
Transmit Power-Down.
0 = normal transmitter operation
1 = powers down the transmitter and 3-states the TTIP and
TRING pins
RECEIVE SENSITIVITY SETTINGS Table 6-2
EGL
(CCR4.4)
ETS
(CCR1.7)
RECEIVE SENSITIVITY
0
0 (E1)
-12dB (short haul)
1
0 (E1)
-43dB (long haul)
1
1 (T1)
-30dB (limited long haul)
0
1 (T1)
-36dB (long haul)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com