поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DS2148 датащи(PDF) 29 Page - Dallas Semiconductor

номер детали DS2148
подробное описание детали  5V E1/T1/J1 Line Interface
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  DALLAS [Dallas Semiconductor]
домашняя страница  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2148 датащи(HTML) 29 Page - Dallas Semiconductor

Back Button DS2148 Datasheet HTML 25Page - Dallas Semiconductor DS2148 Datasheet HTML 26Page - Dallas Semiconductor DS2148 Datasheet HTML 27Page - Dallas Semiconductor DS2148 Datasheet HTML 28Page - Dallas Semiconductor DS2148 Datasheet HTML 29Page - Dallas Semiconductor DS2148 Datasheet HTML 30Page - Dallas Semiconductor DS2148 Datasheet HTML 31Page - Dallas Semiconductor DS2148 Datasheet HTML 32Page - Dallas Semiconductor DS2148 Datasheet HTML 33Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 75 page
background image
DS2148/Q48
29 of 75
MCLK SELECTION Table 6-1
MCLK
JAMUX
(CCR1.3)
ETS
(CCR1.7)
2.048MHz
0
0
2.048MHz
1
1
1.544MHz
0
1
CCR2 (01H): COMMON CONTROL REGISTER 2
(MSB)
(LSB)
P25S
N/A
SCLD
CLDS
RHBE
THBE
TCES
RCES
SYMBOL
POSITION
DESCRIPTION
P25S
CCR2.7
Pin 25 Select. Forced to logic 0 in hardware mode.
0 = toggles high during a Receive Carrier Loss condition
1 = toggles high if TCLK does not transition for at least 5
ms.
-
CCR2.6
Not Assigned. Should be set to zero when written to.
SCLD
CCR2.5
Short Circuit Limit Disable (ETS = 0). Controls the 50mA
(rms) current limiter.
0 = enable 50mA current limiter
1 = disable 50mA current limiter
CLDS
CCR2.4
Custom Line Driver Select. Setting this bit to a one will
redefine the operation of the transmit line driver. When this bit
is set to a one and CCR4.5 = CCR4.6 = CCR4.7 = 0, then the
device will generate a square wave at the TTIP and TRING
outputs instead of a normal waveform. When this bit is set to a
one and CCR4.5 = CCR4.6 = CCR4.7
¹ 0, then the device will
force TTIP and TRING outputs to become open drain drivers
instead of their normal push-pull operation. This bit should be
set to zero for normal operation of the device. Contact the
factory for more details on how to use this bit.
RHBE
CCR2.3
Receive HDB3/B8ZS Enable. See figure 3-2.
0 = enable HDB3 (E1)/B8ZS (T1)
1 = disable HDB3 (E1)/B8ZS (T1)
THBE
CCR2.2
Transmit HDB3/B8ZS Enable. See figure 3-3.
0 = enable HDB3 (E1)/B8ZS (T1)
1 = disable HDB3 (E1)/B8ZS (T1)
TCES
CCR2.1
Transmit Clock Edge Select. Selects which TCLK edge to
sample TPOS and TNEG. See figure 3-3.
0 = sample TPOS and TNEG on falling edge of TCLK
1 = sample TPOS and TNEG on rising edge of TCLK
RCES
CCR2.0
Receive Clock Edge Select. Selects which RCLK edge to
update RPOS and RNEG. See figure 3-2.
0 = update RPOS and RNEG on rising edge of RCLK
1 = update RPOS and RNEG on falling edge of RCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com