поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DS2148 датащи(PDF) 17 Page - Dallas Semiconductor

номер детали DS2148
подробное описание детали  5V E1/T1/J1 Line Interface
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  DALLAS [Dallas Semiconductor]
домашняя страница  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2148 датащи(HTML) 17 Page - Dallas Semiconductor

Back Button DS2148 Datasheet HTML 13Page - Dallas Semiconductor DS2148 Datasheet HTML 14Page - Dallas Semiconductor DS2148 Datasheet HTML 15Page - Dallas Semiconductor DS2148 Datasheet HTML 16Page - Dallas Semiconductor DS2148 Datasheet HTML 17Page - Dallas Semiconductor DS2148 Datasheet HTML 18Page - Dallas Semiconductor DS2148 Datasheet HTML 19Page - Dallas Semiconductor DS2148 Datasheet HTML 20Page - Dallas Semiconductor DS2148 Datasheet HTML 21Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 75 page
background image
DS2148/Q48
17 of 75
PIN DESCRIPTIONS IN HARDWARE MODE (Sorted by Pin Name, DS2148T Pin
Numbering) Table 4-4b
ACRONYM
PIN
I/O
DESCRIPTION
BIS0/
BIS1
32/
33
I
Bus Interface Select Bits 0 & 1. Used to select bus interface option.
BIS0 = 1 and BIS1 = 1 selects hardware mode.
BPCLK
31
O
Back Plane Clock. 16.384 MHz output.
CES
12
I
Receive & Transmit Clock Edge Select. Selects which RCLK
edge to update RPOS and RNEG and which TCLK edge to sample
TPOS and TNEG.
0 = update RNEG/RPOS on rising edge of RCLK; sample
TPOS/TNEG on falling edge of TCLK
1 = update RNEG/RPOS on falling edge of RCLK; sample
TPOS/TNEG on rising edge of TCLK
DJA
8
I
Disable Jitter Attenuator.
0 = jitter attenuator enabled
1 = jitter attenuator disabled
EGL
1
I
Receive Equalizer Gain Limit. This pin controls the sensitivity of
the receive equalizer.
EGL E1 (ETS = 0)
0 = -12dB (short haul)
1 = -43dB (long haul)
EGL
T1 (ETS = 1)
0 = -36dB (long haul)
1 = -30dB (limited long haul)
ETS
2
I
E1/T1 Select.
0 = E1
1 = T1
HBE
11
I
Receive & Transmit HDB3/B8ZS Enable.
0 = enable HDB3 (E1)/B8ZS (T1)
1 = disable HDB3 (E1)/B8ZS (T1)
HRST*
29
I
Hardware Reset. Bringing HRST* low will reset the DS2148.
JAMUX
9
I
Jitter Attenuator MUX. Controls the source for JACLK. See
Figure 3-1 and Table 4-10.
E1 (ETS = 0)
JAMUX
MCLK = 2.048 MHz
0
T1 (ETS = 1)
MCLK = 2.048 MHz
1
MCLK = 1.544 MHz
0
JAS
10
I
Jitter Attenuator Select.
0 = place the jitter attenuator on the receive side
1 = place the jitter attenuator on the transmit side
L0/L1/L2
7/
6/
5
I
Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These
inputs determine the waveshape of the transmitter. See Table 9-1
and Table 9-2.
LOOP0/
LOOP1
16/
17
I
Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine
the active loopback mode (if any). See Table 4-5.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com