поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DS2148 датащи(PDF) 28 Page - Dallas Semiconductor

номер детали DS2148
подробное описание детали  5V E1/T1/J1 Line Interface
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  DALLAS [Dallas Semiconductor]
домашняя страница  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2148 датащи(HTML) 28 Page - Dallas Semiconductor

Back Button DS2148 Datasheet HTML 24Page - Dallas Semiconductor DS2148 Datasheet HTML 25Page - Dallas Semiconductor DS2148 Datasheet HTML 26Page - Dallas Semiconductor DS2148 Datasheet HTML 27Page - Dallas Semiconductor DS2148 Datasheet HTML 28Page - Dallas Semiconductor DS2148 Datasheet HTML 29Page - Dallas Semiconductor DS2148 Datasheet HTML 30Page - Dallas Semiconductor DS2148 Datasheet HTML 31Page - Dallas Semiconductor DS2148 Datasheet HTML 32Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 75 page
background image
DS2148/Q48
28 of 75
6. CONTROL REGISTERS
CCR1 (00H): COMMON CONTROL REGISTER 1
(MSB)
(LSB)
ETS
NRZE
RCLA
ECUE
JAMUX
TTOJ
TTOR
LOTCMC
SYMBOL
POSITION
DESCRIPTION
ETS
CCR1.7
E1/T1 Select.
0 = E1
1 = T1
NRZE
CCR1.6
NRZ Enable.
0 = Bipolar data at RPOS/RNEG and TPOS/TNEG
1 = NRZ data at RPOS and TPOS or TNEG; RNEG outputs a
positive going pulse when device receives a BPV, CV, or EXZ.
See figure 3-2 and figure 3-3.
RCLA
CCR1.5
Receive Carrier Loss Alternate Criteria.
0 = RCL declared upon 255 (E1) or 192 (T1) consecutive zeros
1 = RCL declared upon 2048 (E1) or 1544 (T1) consecutive
zeros
ECUE
CCR1.4
Error Counter Update Enable. A 0 to 1-transition forces the
next clock cycle to load the error counter registers with the
latest counts and reset the counters. The user must wait a
minimum of two clocks cycles (976ns for E1 and 1296ns for
T1) before reading the error count registers to allow for a proper
update. See Section 6 and figure 3-2 for details.
JAMUX
CCR1.3
Jitter Attenuator MUX. Controls the source for JACLK. See
Figure 3-1.
0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at
MCLK)
1 = JACLK sourced from internal PLL (2.048MHz at MCLK)
TTOJ
CCR1.2
TCLK to JACLK. Internally connects TCLK to JACLK. See
figure 3-3.
0 = disabled
1 = enabled
TTOR
CCR1.1
TCLK to RCLK. Internally connects TCLK to RCLK. See
figure 3-3.
0 = disabled
1 = enabled
LOTCMC
CCR1.0
Loss Of Transmit Clock Mux Control. Determines whether
the transmit logic should switch to JACLK if the TCLK input
should fail to transition. See figure 3-3.
0 = do not switch to JACLK if TCLK stops
1 = switch to JACLK if TCLK stops



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com