| поискавой системы для электроныых деталей |
|
PC97338VLJ датащи(PDF) 128 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC97338VLJ датащи(HTML) 128 Page - National Semiconductor (TI) |
|
128 / 221 page ![]() 128 www.national.com 4.3.1 Enhanced Parallel Port (EPP) Modes Register Set Table 66 lists the EPP mode registers. All are single- byte registers. Bits 0, 1 and 3 of the CTR register must be 0 before the EPP registers can be accessed, since the pins controlled by these bits are controlled by hardware during EPP accesses. Once these bits are set to 0 by the software driver, multiple EPP access cycles may be invoked. Bit 7 of the PTR register must be set to 0, when EPP mode is enabled. Bit 7 of STR (BUSY status) must be set to 1 before writing to DTR in EPP mode to ensure data output to PD7-0. The EPP monitors the IOCHRDY pin during EPP cy- cles. If IOCHRDY is driven low for more then 10 µsec, an EPP time-out event occurs, which aborts the cycle by asserting IOCHRDY, thus releasing the system from a stuck EPP peripheral device. When the cycle is aborted, ASTRB or DSTRB becomes inactive, and the time-out event is signaled by asserting bit 0 of the STR. If bit 4 of the CTR is 1, the time-out event also pulses the IRQ5 or IRQ7 lines. EPP cycles to the external device are activated by in- voking read or write cycles to the EPP. TABLE 66. Parallel Port Registers in EPP Modes 4.3.2 EPP Modes Parallel Port Register Bitmaps Offset Symbol Description Mode R/W 0 DTR SPP Data SPP or EPP R/W 1 STR SPP Status SPP or EPP R 2 CTR SPP Control SPP or EPP R/W 3 EPP Address EPP R/W 4 EPP Data Port 0 EPP R/W 5 EPP Data Port 1 EPP R/W 6 EPP Data Port 2 EPP R/W 7 EPP Data Port 3 EPP R/W 7 654 32 10 Reset Required 0 0 0 0 0 0 0 0 SPP or EPP Data Register (DTR) Offset 0 D2 D4 D5 D6 D7 D0 D1 D3 7 654 32 10 Reset Required 1 1 1 1 1 1 1 1 SPP or EPP Status Register(STR) Offset 1 IRQ Status SLCT Status PE Status Time-Out Status Reserved ERR Status 7 654 32 10 Reset Required 0 0 0 0 0 0 1 1 SPP or EPP Control Register (CTR) Offset 2 765 432 10 Reset Required 0 0 0 0 0 0 0 0 EPP Address Register Offset 3 EPP Device or Register Selection A2 A4 A5 A6 A7 A0 A1 A3 Printer Initialization Control(INIT) Interrupt Enable Direction Control Reserved Reserved Data Strobe Control Automatic Line Feed Control Parallel Port Input Control ACK Status Printer Status |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |