PC97338VLJ datasheet(56/221 Pages) NSC

56 / 221 page

www.national.com

2.3.18 SuperI/O Chip Configuration

Upon reset, SCF1 is initialized to xx00000x.

FIGURE 19. SCF1 Register Bitmap

Bit 0 - Reserved

This bit is reserved.

Bits 2,1 - ECP DMA Number

Reported ECP DMA number, as reflected on bits

1,0 of the CNFGB ECP register. Bit 2 of SCF1 is

reflected on bit 1 of CNFGB and bit 1 of SCF1 on

bit 0 of CNFGB.

Microsoft’s ECP Protocol and ISA Interface Stan-

dard defines these bits as shown in Table 18.

TABLE 18. ECP DMA Option Selection

Bits 5-3 - Parallel Port DMA Plug and Play Support

Upon reset these bits are initialized to 000.

When a DMA request signal, i.e., DRQ0, DRQ1,

DRQ2 or DRQ3, is not configured as an FDC DMA

request signal, a parallel port DMA request signal

or a SCC2 DMA request signal, it is in TRI-STATE.

When a DMA acknowledge signal, i.e., DACK0,

DACK1, DACK2 or DACK3, is not configured as

an FDC DMA acknowledge signal, a parallel port

DMA acknowledge signal or a SCC2 DMA ac-

knowledge signal, it is ignored.

TABLE 19. Parallel Port Plug and Play DMA Set-

tings

Bits 7-6 - Reserved

These bits are reserved.

Bit 2

Bit 1

Selected DMA Option

Jumpered 8-bit DMA (Default)

DMA Channel 1 selected

DMA Channel 2 selected

DMA Channel 3 selected

Reserved

ECP DMA Number

Parallel Port DMA

Plug and Play Support

543

Reset

Required

Index 18h

SuperI/O Chip

Configuration

Bit 5 Bit 4 Bit 3

Parallel Port DMA

Plug and Play Setting

Disabled. Parallel port’s DMA is

not connected to any ISA DMA

channel, i.e., it is not connected to

any of the chip’s DMA pins.

It is the software’s responsibility to

route all DMA sources onto the

ISA DMA channels correctly.

Parallel port‘s DMA request and

acknowledge signals are

connected to DRQ0 and DACK0

pins.

Parallel port‘s DMA request and

acknowledge signals are

connected to DRQ1 and DACK1

pins.

Parallel port‘s DMA request and

acknowledge signals are

connected to DRQ2 and DACK2

pins.

Parallel port‘s DMA request and

acknowledge signals are

connected to DRQ3 and DACK3

pins.

101

Reserved

110

Reserved

111

Reserved

PC97338VLJ датащи(PDF) 56 Page - National Semiconductor (TI)

PC97338VLJ датащи(HTML) 56 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL