| поискавой системы для электроныых деталей |
|
PC87413 датащи(PDF) 187 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87413 датащи(HTML) 187 Page - National Semiconductor (TI) |
|
187 / 257 page ![]() 9.0 System Wake-Up Control (SWC) (Continued) Revision 1.2 187 www.national.com 9.3.10 SWC Miscellaneous Control Register (SWC_CTL) This register contains control and status bits for the SWC module. It is reset by hardware to 00h. Power Well:VPP Location: All Banks, Offset 08h Type: Varies per bit Bit 76 5 43210 Name SW_OFF _CTL SW_ON _CTL PWB_OVR _STS CROWBAR _STS Reserved SWAP _KBMS Reset 0 0 0 00000 Bit Type Description 7 R/W SW_OFF_CTL (Software Off Control). Writing ‘1’ to this bit sets the SW_OFF_STS bit in the GPE1_STS_3 register (see Section 9.4.11 on page 211), which requests a VDD power off sequence. This bit then returns to ‘0’ (read always returns ‘0’). 0: Inactive (default) 1: Requests a VDD power off sequence 6 R/W SW_ON_CTL (Software On Control). Writing ‘1’ to this bit sets the SW_ON_STS bit in the GPE1_STS_3 register (see Section 9.4.11 on page 211), which requests a VDD Power On sequence. This bit then returns to ‘0’ (read always returns ‘0’). When the VDD power is off, this bit can be written only through the ACCESS.bus (PC87413 and PC87417). 0: Inactive (default) 1: Requests a VDD Power On sequence 5 R/W1C PWB_OVR_STS (Power Button Override Status). Indicates that the Power Button Override event has occurred (Power button pressed for more than 4 seconds). In this condition the VDD power is unconditionally turned off. Writing ‘1’ clears this bit; writing ‘0’ is ignored. 0: Inactive (default) 1: Power Button Override event has occurred 4 R/W1C CROWBAR_STS (Crowbar Status). Indicates that the Crowbar event has been detected (VDD remained Off for longer than the Crowbar Timeout). In this condition the VDD power is turned off. Writing ‘1’ clears this bit; writing ‘0’ is ignored. 0: Inactive (default) 1: Crowbar event has been detected 3-1 Reserved. 0 R/W SWAP_KBMS (Swap Keyboard and Mouse Inputs). When this bit is set, the keyboard signals (KBCLK and KBDAT) are swapped with the mouse signals (MCLK and MDAT). This bit must be set to the same value as the Swap bit in the KBC Configuration register (see Section 3.13.3 on page 69). 0: No swapping (default) 1: Swaps the keyboard and mouse signals |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |