PC87413 datasheet(225/257 Pages) NSC

225 / 257 page

10.0 Legacy Functional Blocks (Continued)

Revision 1.2

225

www.national.com

10.3 SERIAL PORTS (SP1 AND SP2)

10.3.1

General Description

The identical Serial Port functional blocks SP1 and SP2 both support serial data communication with a remote peripheral

device or modem using a wired interface. The Serial Ports can function in one of three modes:

16450-Compatible mode (Standard 16450)

16550-Compatible mode (Standard 16550)

Extended mode

Extended mode provides advanced functionality for the UART.

The Serial Ports provide receive and transmit channels that can operate concurrently in full-duplex mode. They perform all

functions required to conduct parallel data interchange with the system and composite serial data exchange with the external

data channel, including:

Format conversion between the internal parallel data format and the external programmable composite serial format

Serial data timing generation and recognition

Parallel data interchange with the system using a choice of bidirectional data transfer mechanisms

Status monitoring for all phases of communication activity

Complete MODEM-control capability.

Existing 16550-based legacy software is completely and transparently supported. Module organization and specific fallback

mechanisms switch the module to 16550-Compatible mode on reset or when initialized by 16550 software.

10.3.2

Four register banks, each containing eight registers, control Serial Port operation. All registers use the same 8-byte address

space to indicate offsets 00h through 07h. The active bank must be selected by the software.

The register bank organization enables access to the banks as required for activation of all module modes, while maintaining

transparent compatibility with 16450 or 16550 software.

The Bank Selection register (BSR) selects the active bank and is common to all banks as shown in Figure 52. Therefore,

each bank defines seven new registers.

The default bank selection after system reset is 0.

Figure 52. Register Bank Architecture

BANK 0

BANK 1

BANK 2

BANK 3

Offset 07h

Offset 06h

Offset 05h

Offset 04h

LCR/BSR

Offset 02h

Offset 01h

Offset 00h

Common

Throughout

All Banks

16550 Banks

PC87413 датащи(PDF) 225 Page - National Semiconductor (TI)

PC87413 датащи(HTML) 225 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL