поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PIC17C752-08/CL датащи(PDF) 106 Page - Microchip Technology

номер детали PIC17C752-08/CL
подробное описание детали  High-Performance 8-Bit CMOS EPROM Microcontrollers with 10-bit A/D
PDF  328 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC17C752-08/CL датащи(HTML) 106 Page - Microchip Technology

Back Button PIC17C752-08/CL Datasheet HTML 102Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 103Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 104Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 105Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 106Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 107Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 108Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 109Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 110Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 328 page
background image
PIC17C7XX
DS30289A-page 106
© 1998 Microchip Technology Inc.
13.1.3.1
PWM PERIODS
The period of the PWM1 output is determined by
Timer1 and its period register (PR1). The period of the
PWM2 and PWM3 outputs can be individually software
configured to use either Timer1 or Timer2 as the
time-base.
For
PWM2,
when
TM2PW2
bit
(PW2DCL<5>) is clear, the time-base is determined by
TMR1 and PR1, and when TM2PW2 is set, the
time-base is determined by Timer2 and PR2. For
PWM3, when TM2PW3 bit (PW3DCL<5>) is clear, the
time-base is determined by TMR1 and PR1, and when
TM2PW3 is set, the time-base is determined by Timer2
and PR2.
Running two different PWM outputs on two different
timers allows different PWM periods. Running all
PWMs from Timer1 allows the best use of resources by
freeing Timer2 to operate as an 8-bit timer. Timer1 and
Timer2 cannot be used as a 16-bit timer if any PWM is
being used.
The PWM periods can be calculated as follows:
period of PWM1 = [(PR1) + 1] x 4TOSC
period of PWM2 = [(PR1) + 1] x 4TOSC or
[(PR2) + 1] x 4TOSC
period of PWM3 = [(PR1) + 1] x 4TOSC or
[(PR2) + 1] x 4TOSC
The duty cycle of PWMx is determined by the 10-bit
value DCx<9:0>. The upper 8-bits are from register
PWxDCH and the lower 2-bits are from PWxDCL<7:6>
(PWxDCH:PWxDCL<7:6>).
Table 13-4
shows
the
maximum PWM frequency (FPWM) given the value in
the period register.
The number of bits of resolution that the PWM can
achieve depends on the operation frequency of the
device as well as the PWM frequency (FPWM).
Maximum PWM resolution (bits) for a given PWM fre-
quency:
where: FPWM = 1 / period of PWM
The PWMx duty cycle is as follows:
PWMx Duty Cycle =(DCx) x TOSC
where
DCx
represents
the
10-bit
value
from
PWxDCH:PWxDCL.
log
(
FPWM
log (2)
FOSC
)
bits
=
If DCx = 0, then the duty cycle is zero. If PRx =
PWxDCH, then the PWM output will be low for one to
four
Q-clock
(depending
on
the
state
of
the
PWxDCL<7:6> bits). For a Duty Cycle to be 100%, the
PWxDCH value must be greater then the PRx value.
The duty cycle registers for both PWM outputs are dou-
ble buffered. When the user writes to these registers,
they are stored in master latches. When TMR1 (or
TMR2) overflows and a new PWM period begins, the
master latch values are transferred to the slave latches
and the PWMx pin is forced high.
The user should also avoid any "read-modify-write"
operations on the duty cycle registers, such as:
ADDWF PW1DCH
. This may cause duty cycle outputs
that are unpredictable.
TABLE 13-4:
PWM FREQUENCY vs.
RESOLUTION AT 33 MHz
13.1.3.2
PWM INTERRUPTS
The PWM modules makes use of the TMR1 and/or
TMR2 interrupts. A timer interrupt is generated when
TMR1 or TMR2 equals its period register and on the fol-
lowing increment is cleared to zero. This interrupt also
marks the beginning of a PWM cycle. The user can
write new duty cycle values before the timer roll-over.
The TMR1 interrupt is latched into the TMR1IF bit and
the TMR2 interrupt is latched into the TMR2IF bit.
These flags must be cleared in software.
Note:
For
PW1DCH,
PW1DCL,
PW2DCH,
PW2DCL, PW3DCH and PW3DCL regis-
ters, a write operation writes to the "master
latches" while a read operation reads the
"slave latches". As a result, the user may
not read back what was just written to the
duty cycle registers (until transfered to
slave latch).
PWM
Frequency
Frequency (kHz)
32.2
64.5
90.66
128.9
515.6
PRx Value
0xFF
0x7F 0x5A
0x3F
0x0F
High
Resolution
10-bit
9-bit
8.5-bit
8-bit
6-bit
Standard
Resolution
8-bit
7-bit
6.5-bit
6-bit
4-bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com