PIC17C752-08SLASHCL datasheet(32/328 Pages) MICROCHIP

32 / 328 page

PIC17C7XX

DS30289A-page 32

6.1

Interrupt Status Register (INTSTA)

The Interrupt Status/Control register (INTSTA) contains

the ﬂag and enable bits for non-peripheral interrupts.

The PEIF bit is a read only, bit wise OR of all the periph-

eral ﬂag bits in the PIR registers (Figure 6-5 and

Figure 6-6).

Care should be taken when clearing any of the INTSTA

(GLINTD is clear). If any of the INTSTA ﬂag bits (T0IF,

INTF, T0CKIF, or PEIF) are set in the same instruction

cycle as the corresponding interrupt enable bit is

cleared, the device will vector to the reset address

(0x00).

Prior to disabling any of the INTSTA enable bits, the

GLINTD bit should be set (disabled).

Note:

All interrupt ﬂag bits get set by their speci-

ﬁed condition, even if the corresponding

interrupt enable bit is clear (interrupt dis-

abled) or the GLINTD bit is set (all inter-

rupts disabled).

FIGURE 6-2:

INTSTA REGISTER (ADDRESS: 07h, UNBANKED)

R - 0

R/W - 0 R/W - 0 R/W - 0

R/W - 0

PEIF

T0CKIF

T0IF

INTF

PEIE

T0CKIE

T0IE

INTE

R = Readable bit

W = Writable bit

- n = Value at POR reset

bit7

bit0

bit 7:

PEIF: Peripheral Interrupt Flag bit

This bit is the OR of all peripheral interrupt ﬂag bits AND’ed with their corresponding enable bits. The

interrupt logic forces program execution to address (20h) when a peripheral interrupt is pending.

1 = A peripheral interrupt is pending

0 = No peripheral interrupt is pending

bit 6:

T0CKIF: External Interrupt on T0CKI Pin Flag bit

This bit is cleared by hardware, when the interrupt logic forces program execution to address (18h).

1 = The software speciﬁed edge occurred on the RA1/T0CKI pin

0 = The software speciﬁed edge did not occur on the RA1/T0CKI pin

bit 5:

T0IF: TMR0 Overﬂow Interrupt Flag bit

This bit is cleared by hardware, when the interrupt logic forces program execution to address (10h).

1 = TMR0 overﬂowed

0 = TMR0 did not overﬂow

bit 4:

INTF: External Interrupt on INT Pin Flag bit

This bit is cleared by hardware, when the interrupt logic forces program execution to address (08h).

1 = The software speciﬁed edge occurred on the RA0/INT pin

0 = The software speciﬁed edge did not occur on the RA0/INT pin

bit 3:

PEIE: Peripheral Interrupt Enable bit

This bit acts as a global enable bit for the peripheral interrupts that have their corresponding enable bits

set.

1 = Enable peripheral interrupts

0 = Disable peripheral interrupts

bit 2:

T0CKIE: External Interrupt on T0CKI Pin Enable bit

1 = Enable software speciﬁed edge interrupt on the RA1/T0CKI pin

0 = Disable interrupt on the RA1/T0CKI pin

bit 1:

T0IE: TMR0 Overﬂow Interrupt Enable bit

1 = Enable TMR0 overﬂow interrupt

0 = Disable TMR0 overﬂow interrupt

bit 0:

INTE: External Interrupt on RA0/INT Pin Enable bit

1 = Enable software speciﬁed edge interrupt on the RA0/INT pin

0 = Disable software speciﬁed edge interrupt on the RA0/INT pin

PIC17C752-08/CL датащи(PDF) 32 Page - Microchip Technology

PIC17C752-08/CL датащи(HTML) 32 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL