поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PIC17C752-08/CL датащи(PDF) 84 Page - Microchip Technology

номер детали PIC17C752-08/CL
подробное описание детали  High-Performance 8-Bit CMOS EPROM Microcontrollers with 10-bit A/D
PDF  328 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC17C752-08/CL датащи(HTML) 84 Page - Microchip Technology

Back Button PIC17C752-08/CL Datasheet HTML 80Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 81Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 82Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 83Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 84Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 85Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 86Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 87Page - Microchip Technology PIC17C752-08/CL Datasheet HTML 88Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 328 page
background image
PIC17C7XX
DS30289A-page 84
© 1998 Microchip Technology Inc.
10.7
PORTG and DDRG Registers
PORTG is an 8-bit wide bi-directional port. The corre-
sponding data direction register is DDRG. A '1' in
DDRG configures the corresponding port pin as an
input. A '0' in the DDRG register configures the corre-
sponding port pin as an output.
Reading PORTG
reads the status of the pins, whereas writing to
PORTG will write to the port latch.
The lower four bits of PORTG are multiplexed with four
channels of the 10-bit A/D converter.
The remaining bits of PORTG are multiplexed with
peripheral output and inputs. RG4 is multiplexed with
the CAP3 input, RG5 is multiplexed with the PWM3
output, RG6 and RG7 are multiplexed with the
USART2 functions.
Upon reset RG3:RG0 is automatically configured as
analog inputs, and must be configured in software to
be a digital I/O.
Example 10-7 shows the instruction sequence to initial-
ize PORTG. The Bank Select Register (BSR) must be
selected to Bank 5 for the port to be initialized. The fol-
lowing example uses the MOVLB instruction to load the
BSR register for bank selection.
EXAMPLE 10-7: INITIALIZING PORTG
MOVLB
5
; Select Bank 5
MOVLW
0x0E
; Configure PORTG as
MOVPF
ADCON1
; digital
CLRF
PORTG, F
; Initialize PORTG data
;
latches before
;
the data direction
;
register
MOVLW
0x03
; Value used to init
;
data direction
MOVWF
DDRG
; Set RG<1:0> as inputs
;
RG<7:2> as outputs
FIGURE 10-14: BLOCK DIAGRAM OF RG3:RG0
Data bus
WR PORTG
WR DDRG
RD PORTG
Data Latch
DDRG Latch
P
VSS
I/O pin
PCFG3:PCFG0
Q
D
Q
CK
Q
D
Q
CK
EN
QD
EN
N
ST
input
buffer
VDD
RD DDRG
To other pads
VAIN
CHS3:CHS0
To other pads
Note: I/O pins have protection diodes to VDD and VSS.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com