поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

OR3LP26B датащи(PDF) 35 Page - Agere Systems

номер детали OR3LP26B
подробное описание детали  Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AGERE [Agere Systems]
домашняя страница  
Logo AGERE - Agere Systems

OR3LP26B датащи(HTML) 35 Page - Agere Systems

Back Button OR3LP26B Datasheet HTML 31Page - Agere Systems OR3LP26B Datasheet HTML 32Page - Agere Systems OR3LP26B Datasheet HTML 33Page - Agere Systems OR3LP26B Datasheet HTML 34Page - Agere Systems OR3LP26B Datasheet HTML 35Page - Agere Systems OR3LP26B Datasheet HTML 36Page - Agere Systems OR3LP26B Datasheet HTML 37Page - Agere Systems OR3LP26B Datasheet HTML 38Page - Agere Systems OR3LP26B Datasheet HTML 39Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 184 page
background image
Lucent Technologies Inc.
35
Data Sheet
ORCA OR3LP26B FPSC
March 2000
Embedded Master/Target PCI Interface
Lucent Technologies Inc.
PCI Bus Core Detailed Description Dual Port (continued)
Embedded Core/FPGA Interface Operation Summary
The following sections describe the FIFO bus operation, which is the interface between the embedded core and the
FPGA logic. Several configurations are possible for the FIFO bus, and the signal definitions can change for differ-
ent modes. Tables are provided to define the modes, the signal definitions, and the states of each operation for
each mode.
Table 17 is an index to the state tables and timing figures provided for each of the operational modes of the FPGA
interface to the PCI core. Each of these operations is detailed on the pages shown in the table.
Table 17. Index to State Sequence Tables
* 64-bit address supplied.
† 32-bit address supplied.
‡ The FPGA interface does not participate in Target configuration operations.
Master/
Target
PCI Bus
Mode
Transaction Type
Single/Burst and
Delayed/Not Delayed
PCI Bus Timing
Figure Number
State Table
FPGA Bus
Timing Figure
Number
Master
Write
Config, Memory, I/O
Nonburst
Figure 3
Table 18
Figure 2
Burst
Figure 5
Figure 4
Read
Config, Memory, I/O
Nonburst
Figure 7
Table 19*
Table 20†
Figure 6
Burst
Figure 9
Figure 8
Target
Write
Config
Nonburst
Figure 10
Table 21
I/O
Delayed
Figure 11
Figure 13
Memory, I/O
Nonburst, Not Delayed
Figure 12
Figure 15
Memory
Burst
Figure 14
Read
Config
Nonburst
Figure 16
Table 22
I/O
Delayed
Figure 17
Figure 20
Not Delayed
Figure 18
Memory
Nonburst
Figure 21
Nonburst Delayed
Figure 19
Burst
Figure 24
Figure 23
Burst Delayed
Figure 22



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com