OR3LP26B datasheet(25/184 Pages) AGERE

25 / 184 page

Lucent Technologies Inc.

Data Sheet

ORCA OR3LP26B FPSC

March 2000

Embedded Master/Target PCI Interface

Lucent Technologies Inc.

PCI Bus Core Detailed Description Dual Port (continued)

Table 8. Embedded Core/FPGA Interface Signals (continued)

Symbol

I/O

Description

twlastcycn

Target Write Last Data Cycle. This active-low signal has two functions:

a. It is asserted low to indicate that the accompanying 32/64 bits of Target read or

write address information is the final portion being sent. It can also be asserted

prior to any address portion being sent, indicating that the previous address is

to be used.

b. It is asserted low to indicate that the accompanying Target write data is the final

data for this operation. When more than one cycle is required to transfer a com-

plete data word, this signal is only valid on the last cycle.

This signal is synchronous to fclk.

Target Read Data FIFO Signals

twburstpendn

Target Write Burst Data Availability Pending Flag. This active-low signal

directs the PCI core not to immediately disconnect when the Target write FIFO

becomes full, but rather to insert PCI bus wait-states (up to the maximum allowed,

and then disconnect). Once asserted, this signal needs to remain asserted for a

minimum of two pciclk periods.

This signal must be synchronous to pciclk.

trdataenn

Target Read FIFO Data Enable. This active-low signal enables the registering of

bus datafmfpga during Target read operations into the PCI core Target read data

FIFOs on the rising edge of the Target FIFO clock signal. The signal trdataenn

should not be asserted when the Target read data FIFOs are full, or data may be

lost.

This signal must be synchronous to fclk.

tr_fulln

Target Read FIFO Full. This signal is active-low and synchronous to the rising

edge of the Target FIFO clock signal. The PCI core asserts this signal to indicate

that the Target read FIFOs are full and that no more data can be clocked in.

This signal is synchronous to fclk.

tr_afulln

Target Read FIFO Almost Full. This active-low signal indicates that the Target

read FIFO has only four more empty locations available in the FIFOs.

This signal is synchronous to fclk.

tr_emptyn

Target Read Data FIFO Empty Flag. This active-low signal indicates that the tar-

get read data FIFO is empty. Refer to target read description on signal usage.

This signal is synchronous to pciclk.

trpcihold

Target Read PCI Bus Hold. During burst transfers on the PCI bus, this signal

delays the start of the transfer on the PCI bus, allowing the FPGA application to fill

the FIFO. The transaction will begin when trpcihold is deasserted or the FIFO

becomes full. Once asserted, this signal needs to remain asserted for a minimum

of two pciclk periods.

This signal must be synchronous to pciclk.

trlastcycn

Target Read Last Data Cycle. This active-low signal is asserted to indicate that

the accompanying Target read data is the final data for this operation. When more

than one cycle is required to transfer a complete data word, this signal is only

valid on the last cycle. During a read burst, trlastcycn may remain inactive for

longer than it is required to complete the data transfer. If this occurs, the FPGA

Target should continue to write data into the Target read FIFOs unless the incre-

mented address crosses the address decode space of the FPGA Target. The

address should be incremented by a double word as long as trlastcycn is inac-

tive.

This signal is synchronous to fclk.

OR3LP26B датащи(PDF) 25 Page - Agere Systems

OR3LP26B датащи(HTML) 25 Page - Agere Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL