910GL datasheet(205/426 Pages) INTEL

205 / 426 page

System Address Map

Datasheet

205

System Address Map

The (G)MCH supports 4 GB of addressable memory space (see Figure 11-1) and 64 KB+3 bytes

of addressable I/O space. A programmable memory address space under the 1-MB region is

divided into regions that can be individually controlled with programmable attributes such as

disable, read/write, write only, or read only. This section focuses on how the memory space is

partitioned and what the separate memory regions are used for. I/O address space has simpler

mapping and is explained near the end of this section.

Note:

Address mapping information for the Integrated Graphics Device applies to the

82915G/82915GV/82915GL/82910GL GMCH only. The 82915P/82915PL MCH does not have

an IGD.

Note:

Address mapping information for the PCI Express Device applies to the

82915G/82915P/82915PL (G)MCH only. The 82915GV/82915GL/82910GL GMCH does not

support PCI Express.

Addressing of memory ranges larger than 4 GB is not supported. The HREQ[4:3] FSB pins are

decoded to determine whether the access is above or below 4 GB.

The (G)MCH does not support the PCI Dual Address Cycle (DAC) Mechanism, PCI Express

64-bit prefetchable memory transactions, or any other addressing mechanism that allows

addressing of greater than 4 GB on either the DMI or PCI Express interface. The (G)MCH does

not limit system memory space in hardware. There is no hardware lock to stop someone from

inserting more memory than is addressable.

In the following sections, it is assumed that all of the compatibility memory ranges reside on the

DMI. The exception to this rule is VGA ranges that may be mapped to PCI Express, DMI, or to

the internal graphics device (IGD). In the absence of more specific references, cycle descriptions

referencing PCI should be interpreted as the DMI/PCI, while cycle descriptions referencing PCI

Express or IGD are related to the PCI Express bus or the internal graphics device respectively.

The (G)MCH does not remap APIC or any other memory spaces above TOLUD (Top of Low

Usable DRAM). The TOLUD register is set to the appropriate value by BIOS.

The Address Map includes a number of programmable ranges:

• Device 0

⎯ EPBAR – Egress port registers. Necessary for setting up VC1 as an isochronous channel

using time based weighted round robin arbitration. (4-KB window)

⎯ MCHBAR – Memory mapped range for internal (G)MCH registers. For example,

memory buffer register controls. (16-KB window)

⎯ PCIEXBAR – Flat memory-mapped address space to access device configuration

registers. This mechanism can be used to access PCI configuration space (0h–FFh) and

Extended configuration space (100h–FFFh) for PCI Express devices. This enhanced

configuration access mechanism is defined in the PCI Express specification. (256-MB

window)

⎯ DMIBAR –This window is used to access registers associated with the (G)MCH/ICH6

(DMI) register memory range. (4-KB window)

910GL датащи(PDF) 205 Page - Intel Corporation

910GL датащи(HTML) 205 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL