| поискавой системы для электроныых деталей |
|
910GL датащи(PDF) 168 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
910GL датащи(HTML) 168 Page - Intel Corporation |
|
168 / 426 page ![]() Host-PCI Express* Bridge Registers (D1:F0) (Intel® 82915G/82915P/82915PL Only) R 168 Datasheet 8.1.54 VC1RSTS—VC1 Resource Status (D1:F0) PCI Device: 1 Address Offset: 126h Default Value: 0000h Access: RO Size: 16 bits This register reports the Virtual Channel specific status. Bit Access & Default Description 15:2 Reserved 1 RO 1b VC1 Negotiation Pending 0 = The VC negotiation is complete. 1 = The VC resource is still in the process of negotiation (initialization or disabling). This bit indicates the status of the process of Flow Control initialization. It is set by default on Reset, as well as when the corresponding Virtual Channel is Disabled or the Link is in the DL_Down state. It is cleared when the link successfully exits the FC_INIT2 state Before using a Virtual Channel, software must check whether the VC Negotiation Pending fields for that Virtual Channel are cleared in both Components on a Link. 0 Reserved 8.1.55 RCLDECH—Root Complex Link Declaration Enhanced Capability Header (D1:F0) PCI Device: 1 Address Offset: 140h Default Value: 00010005h Access: RO Size: 32 bits This capability declares links from this element (PCI Express* x16 Graphics Interface) to other elements of the root complex component to which it belongs. See the PCI Express specification for link/topology declaration requirements. Bit Access & Default Description 31:20 RO 000h Pointer to Next Capability: This is the last capability in the PCI Express* extended capabilities list. 19:16 RO 1h Link Declaration Capability Version: Hardwired to 1 to indicate compliances with the 1.0a version of the PCI Express specification. 15:0 RO 0005h Extended Capability ID: Value of 0005h identifies this linked list item (capability structure) as being for PCI Express Link Declaration Capability. Note: See corresponding Egress Port Link Declaration Capability registers for diagram of Link Declaration Topology. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |