поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

910GL датащи(PDF) 135 Page - Intel Corporation

номер детали 910GL
подробное описание детали  Express Chipset
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

910GL датащи(HTML) 135 Page - Intel Corporation

Back Button 910GL Datasheet HTML 131Page - Intel Corporation 910GL Datasheet HTML 132Page - Intel Corporation 910GL Datasheet HTML 133Page - Intel Corporation 910GL Datasheet HTML 134Page - Intel Corporation 910GL Datasheet HTML 135Page - Intel Corporation 910GL Datasheet HTML 136Page - Intel Corporation 910GL Datasheet HTML 137Page - Intel Corporation 910GL Datasheet HTML 138Page - Intel Corporation 910GL Datasheet HTML 139Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 135 / 426 page
background image
Host-PCI Express* Bridge Registers (D1:F0)
(Intel® 82915G/82915P/82915PL Only)
R
Datasheet
135
8.1.12
IOBASE1—I/O Base Address (D1:F0)
PCI Device:
1
Address Offset:
1Ch
Default Value:
F0h
Access:
RO
Size:
8 bits
This register controls the processor-to-PCI Express Graphics I/O access routing based on the
following formula:
IO_BASE
≤ address ≤ IO_LIMIT
Only the upper 4 bits are programmable. For the purpose of address decode, address bits A[11:0]
are treated as 0. Thus, the bottom of the defined I/O address range will be aligned to a 4-KB
boundary.
Bit
Access &
Default
Description
7:4
R/W
Fh
I/O Address Base (IOBASE): This field corresponds to A[15:12] of the I/O
addresses passed by bridge 1 to PCI Express*-G. BIOS must not set this register
to 00h; otherwise, 0CF8h/0CFCh accesses will be forwarded to the PCI Express
hierarchy associated with this device.
3:0
Reserved
8.1.13
IOLIMIT1—I/O Limit Address (D1:F0)
PCI Device:
1
Address Offset:
1Dh
Default Value:
00h
Access:
R/W
Size:
8 bits
This register controls the processor-to-PCI Express Graphics I/O access routing based on the
following formula:
IO_BASE
≤ address ≤ IO_LIMIT
Only the upper 4 bits are programmable. For the purposes of address decode, address bits A[11:0]
are assumed to be FFFh. Thus, the top of the defined I/O address range will be at the top of a 4-
KB aligned address block.
Bit
Access &
Default
Description
7:4
R/W
0h
I/O Address Limit (IOLIMIT): This field corresponds to A[15:12] of the I/O
address limit of device 1. Devices between this upper limit and IOBASE1 will be
passed to the PCI Express* hierarchy associated with this device.
3:0
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com