 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
ADS58C48IPFPR датащи(PDF) 10 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS58C48IPFPR датащи(HTML) 10 Page - Texas Instruments |
|
|
10 / 70 page  O E O E O E O E O E E O E O E O E O E O N+1 N+2 10 clock cycles * INPUT CLOCK CLKOUTM CLKOUTP OUTPUT DATA CHx_P, CHx_M N-6 DDR LVDS N-10 N-9 N-8 N-7 N-1 N 10 clock cycles * CLKOUT OUTPUT DATA PARALLEL CMOS INPUT SIGNAL Sample N N+1 N+2 N+3 N+4 th ta t SU th tPDI CLKP CLKM t SU N+10 N+11 N+12 1) ADC latency after reset, At higher sampling frequencies, t > 1 clock cycle which then makes the overall latency = ADC latency + 1. PDI 2) E – Even bits D0, D2, D4…, O – Odd bits D1, D3, D5... N-9 N-8 N-7 tPDI N-10 N T0106-08 Input Clock Output Clock Output Data Pair CLKP CLKOUTM CHx<>P/M CLKM t PDI t h t h t su t su CLKOUTP Dn (1) Dn+1 (2) 1. Dn - Bits D0,D2,D4... 2. Dn +1 - Bits D1,D3,D5... ADS58C48 SLAS689 – MAY 2010 www.ti.com Figure 3. Latency Diagram Figure 4. LVDS Mode Timing 10 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated Product Folder Link(s) :ADS58C48 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
