поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADS58C48IPFPR датащи(PDF) 58 Page - Texas Instruments

Click here to check the latest version.
номер детали ADS58C48IPFPR
подробное описание детали  Quad Channel IF Receiver with SNRBoost 3G
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

ADS58C48IPFPR датащи(HTML) 58 Page - Texas Instruments

Back Button ADS58C48IPFPR Datasheet HTML 54Page - Texas Instruments ADS58C48IPFPR Datasheet HTML 55Page - Texas Instruments ADS58C48IPFPR Datasheet HTML 56Page - Texas Instruments ADS58C48IPFPR Datasheet HTML 57Page - Texas Instruments ADS58C48IPFPR Datasheet HTML 58Page - Texas Instruments ADS58C48IPFPR Datasheet HTML 59Page - Texas Instruments ADS58C48IPFPR Datasheet HTML 60Page - Texas Instruments ADS58C48IPFPR Datasheet HTML 61Page - Texas Instruments ADS58C48IPFPR Datasheet HTML 62Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 70 page
background image
SAMPLEN
CLKOUTP
CLKOUTM
SAMPLEN+1
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
CHA<0>,CHB<0>
CHC<0>,CHD<0>
D0
D0
0
0
CHA<2>,CHB<2>
CHC<2>,CHD<2>
CHA<4>,CHB<4>
CHC<4>,CHD<4>
CHA<6>,CHB<6>
CHC<6>,CHD<6>
CHA<8>,CHB<8>
CHC<8>,CHD<8>
CHA<10>,CHB<10>
CHC<10>,CHD<10>
ADS58C48
SLAS689 – MAY 2010
www.ti.com
Figure 61. DDR LVDS Interface Timing Diagram
LVDS Output Data and Clock Buffers
The equivalent circuit of each LVDS output buffer is shown in Figure 62. After reset, the buffer presents an
output impedance of 100
Ω to match with the external 100-Ω termination.
The Vdiff voltage is nominally 350 mV, resulting in an output swing of ±350 mV with 100-
Ω external termination.
The Vdiff voltage is programmable using the register bits <LVDS SWING> from ±125 mV to ±570 mV.
Additionally, a mode exists to double the strength of the LVDS buffer to support 50-
Ω differential termination.
This can be used when the output LVDS signal is routed to two separate receiver chips, each using a 100-
Ω
termination. The mode can be enabled using register bits <LVDS DATA STRENGTH> and <LVDS CLKOUT
STRENGTH> for data and output clock buffers respectively.
The buffer output impedance behaves like a source-side series termination. By absorbing reflections from the
receiver end, it helps to improve signal integrity.
58
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com