поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADBMS2950BCCSZ датащи(PDF) 53 Page - Analog Devices

номер детали ADBMS2950BCCSZ
подробное описание детали  Battery Pack Monitor
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADBMS2950BCCSZ датащи(HTML) 53 Page - Analog Devices

Back Button ADBMS2950BCCSZ Datasheet HTML 49Page - Analog Devices ADBMS2950BCCSZ Datasheet HTML 50Page - Analog Devices ADBMS2950BCCSZ Datasheet HTML 51Page - Analog Devices ADBMS2950BCCSZ Datasheet HTML 52Page - Analog Devices ADBMS2950BCCSZ Datasheet HTML 53Page - Analog Devices ADBMS2950BCCSZ Datasheet HTML 54Page - Analog Devices ADBMS2950BCCSZ Datasheet HTML 55Page - Analog Devices ADBMS2950BCCSZ Datasheet HTML 56Page - Analog Devices ADBMS2950BCCSZ Datasheet HTML 57Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 97 page
background image
Data Sheet
ADBMS2950B
Rev. 0 | Page 53 of 97
Name
Type
Reset
Value
Description
0000000
OC3 output asserted irrespective of measured value.
0000001
OC3 output asserted when |OC3R| ≥ 1.
0000010
OC3 output asserted when |OC3R| ≥ 2.
0000011
OC3 output asserted when |OC3R| ≥ 3.
...
...
0111111
OC3 output asserted when |OC3R| ≥ 63.
1xxxxxx
OC3 output is deasserted. CLRO command clears the OC3R result register to 10000000.
OCDGT
RW
00
OC1ADC, OC2ADC, OC3ADC Overcurrent Deglitch Time Threshold.
00
1oo1. Deglitching disabled. OC event progresses directly to the output. No extra latency.
01
2oo3. OC event progresses when two out of three subsequent samples are above threshold.
10
4oo8. OC event progresses when four out of eight subsequent samples are above threshold.
11
7oo8. OC event progresses when seven out of eight subsequent samples are above threshold.
OCMODE
RW
00
OCA and OCB Output Mode Control.
00
OCA and OCB outputs are disabled and in high-impedance state.
01
OCA and OCB outputs are enabled in PWM1 mode.
10
OCA and OCB outputs are enabled in PWM2 mode.
11
OCA and OCB outputs are enabled in static mode.
OCAX
RW
0
OCA Output XOR Inverter.
0
OCA Output is not inverted. Active high. PWM period starts with high pulse.
1
OCA Output is inverted. Active low. PWM period starts with low pulse.
OCBX
RW
0
OCB Output XOR Inverter.
0
OCB Output is not inverted. Active high. PWM period starts with high pulse.
1
OCB Output is inverted. Active low. PWM period starts with low pulse.
OCOD
RW
1
OCA and OCB Output Open drain Enable. OCOD is ignored when OCMODE is set to 0b00.
0
OCA and OCB operate in push-pull mode and are pushed to VREG for logic level 1 or pulled to GND for logic level 0.
1
OCA and OCB operate in open-drain mode and are high-impedance for logic level 1 or pulled to GND for logic level 0. External
pull-up resistor required in this mode.
OCDP
RW
0
OCA and OCB Output Pin reduced safety interval from OCEN rising edge to OCA and OCB output drivers activation.
0
Normal safety interval of 10 OCxADC conversion cycles.
1
Reduced safety interval of 3 OCxADC conversion cycles.
DIAGSEL
RW
000
IxADC and VBxADC Diagnostic Select for ADI1 and ADI2 diagnostic measurement commands.
000
No current injection.
IxADC convert regular inputs (IxA vs. IxB).
VBxADC convert regular inputs (VBATx pins depending on VBxMUX setting).
001
Current injected into IxA, VBATx pins.
IxADC convert regular inputs.
VBxADC convert regular inputs.
010
Current injected into IxB, SGND pins.
IxADC convert regular inputs.
VBxADC convert regular inputs.
011
Current injected into SxA pins.
IxADC convert SxA vs. IxA.
VBxADC convert regular inputs.
100
No current injection.
IxADC convert SxA vs. IxA.
VBxADC convert SGND vs. SGND (offset measurement).
101
No current injection.
IxADC and VBxADC convert VDIV.
110
No current injection.
IxADC convert scaled VREF2 version (nominal −0.125V).
VBxADC convert scaled VREF2 version (nominal 2.375V).
111
Current injected into IxB pins.
IxADC convert SxA vs. IxA.
VBxADC convert regular inputs.
GPIO1C
RW
1
GPIO1 Output Control.
0
GPIO1 pulls down to GND.
1
GPIO1 output driver disabled, unless overruled by COMM register.
GPIO2C
RW
1
GPIO2 Output Control.
0
GPIO2 pulls down to GND.
1
GPIO2 output driver disabled, unless overruled by COMM register.
GPIO3C
RW
1
GPIO3 Output Control.
0
GPIO3 pulls down to GND.
1
GPIO3 output driver disabled, unless overruled by COMM register.
GPIO4C
RW
1
GPIO4 Output Control.
0
GPIO4 pulls down to GND.
1
GPIO4 output driver disabled, unless overruled by COMM register.
GPIO2EOC
RW
0
GPIO2 Toggle on OC1ADC End of Conversion Enable.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com