AM62A7 datasheet(215/238 Pages) TI1

215 / 238 page

The OSPI module is used to transfer data, either in a memory mapped direct mode (for example a processor

wishing to execute code directly from external flash memory), or in an indirect mode where the module is

set-up to silently perform some requested operation, signaling its completion via interrupts or status registers.

For indirect operations, data is transferred between system memory and external flash memory via an internal

SRAM which is loaded for writes and unloaded for reads by a device controller at low latency system speeds.

Interrupts or status registers are used to identify the specific times at which this SRAM should be accessed using

user programmable configuration registers.

For more information, see Octal Serial Peripheral Interface (OSPI) section in Peripherals chapter in the device

TRM.

8.5.18 Timers

All timers include specific functions to generate accurate tick interrupts to the operating system.

For more information, see Timers section in Peripherals chapter in the device TRM.

8.5.19 Universal Asynchronous Receiver/Transmitter (UART)

The UART is a peripheral that utilizes the DMA for data transfer or interrupt polling via host CPU. All UART

modules support IrDA and CIR modes when 48 MHz function clock is used. Each UART can be used for

configuration and data exchange with a number of external peripheral devices or interprocessor communication

between devices.

For more information, see Universal Synchronous/Asynchronous Receiver/Transmitter section in Peripherals

chapter in the device TRM.

8.5.20 Universal Serial Bus Subsystem (USBSS)

USB (Universal Serial Bus) provides a low-cost connectivity solution for numerous consumer portable devices by

implementing a mechanism for data transfer between USB devices.

The device instantiates two independent instances of a third-party USB subsystem (USB2SS) operating at up

to USB2.0 speeds (480Mb/s), either of which can be independently configured to act as a USB Host or a USB

Device.

For more information, see Universal Serial Bus Subsystem section in Peripherals chapter in the device TRM.

www.ti.com

AM62A7, AM62A7-Q1, AM62A3, AM62A3-Q1

SPRSP77A – MARCH 2023 – REVISED AUGUST 2023

Submit Document Feedback

215

Product Folder Links: AM62A7 AM62A7-Q1 AM62A3 AM62A3-Q1

AM62A7 датащи(PDF) 215 Page - Texas Instruments