 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
AM62A7 датащи(PDF) 51 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM62A7 датащи(HTML) 51 Page - Texas Instruments |
|
|
51 / 238 page  Table 6-8. DDRSS0 Signal Descriptions (continued) SIGNAL NAME [1] PIN TYPE [2] DESCRIPTION [3] AMB PIN [4] DDR0_DQ18 IO DDRSS Data U5 DDR0_DQ19 IO DDRSS Data R5 DDR0_DQ20 IO DDRSS Data P2 DDR0_DQ21 IO DDRSS Data R3 DDR0_DQ22 IO DDRSS Data T2 DDR0_DQ23 IO DDRSS Data U3 DDR0_DQ24 IO DDRSS Data Y2 DDR0_DQ25 IO DDRSS Data V2 DDR0_DQ26 IO DDRSS Data V4 DDR0_DQ27 IO DDRSS Data W5 DDR0_DQ28 IO DDRSS Data Y4 DDR0_DQ29 IO DDRSS Data AA3 DDR0_DQ30 IO DDRSS Data AA5 DDR0_DQ31 IO DDRSS Data AB4 DDR0_DQS0 IO DDRSS Data Strobe D1 DDR0_DQS0_n IO DDRSS Complimentary Data Strobe C1 DDR0_DQS1 IO DDRSS Data Strobe G1 DDR0_DQS1_n IO DDRSS Complimentary Data Strobe F1 DDR0_DQS2 IO DDRSS Data Strobe R1 DDR0_DQS2_n IO DDRSS Complimentary Data Strobe P1 DDR0_DQS3 IO DDRSS Data Strobe W1 DDR0_DQS3_n IO DDRSS Complimentary Data Strobe Y1 DDR0_ODT0 O DDRSS On-Die Termination for Chip Select 0 H5 DDR0_ODT1 O DDRSS On-Die Termination for Chip Select 1 N3 DDR0_RESET0_n O DDRSS Reset P6 (1) DDRSS implements different signal functions on these signals based on the attached memory device type. The signals function as Column Address Strobe, Row Address Strobe, Chip Select 0, and Chip Select 1 when DDRSS is configured to operate with DDR4 memory devices. The signals function as Chip Select 1B, Chip Select 0B, Chip Select 0A, and Chip Select 1A respectively when DDRSS is configured to operate with LPDDR4 memory devices. For more information, refer to Section 9.2.1, DDR Board Design and Layout Guidelines. (2) An external 240 Ω ±1% resistor must be connected between this pin and VSS. No external voltage should be applied to this pin. 6.3.5 DSS 6.3.5.1 MAIN Domain Table 6-9. DSS0 Signal Descriptions SIGNAL NAME [1] PIN TYPE [2] DESCRIPTION [3] AMB PIN [4] VOUT0_DE O Video Output Data Enable U17 VOUT0_EXTPCLKIN I Video Output External Pixel Clock Input R17 VOUT0_HSYNC O Video Output Horizontal Sync T18 VOUT0_PCLK O Video Output Pixel Clock Output AA22 VOUT0_VSYNC O Video Output Vertical Sync V17 VOUT0_DATA0 O Video Output Data 0 U22 VOUT0_DATA1 O Video Output Data 1 U21 VOUT0_DATA2 O Video Output Data 2 U20 VOUT0_DATA3 O Video Output Data 3 U19 VOUT0_DATA4 O Video Output Data 4 T19 VOUT0_DATA5 O Video Output Data 5 U18 www.ti.com AM62A7, AM62A7-Q1, AM62A3, AM62A3-Q1 SPRSP77A – MARCH 2023 – REVISED AUGUST 2023 Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 51 Product Folder Links: AM62A7 AM62A7-Q1 AM62A3 AM62A3-Q1 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
