AM62A7 datasheet(75/238 Pages) TI1

75 / 238 page

Table 6-71. Connectivity Requirements (continued)

AMB

BALL

NUMBER

BALL NAME

CONNECTION REQUIREMENTS

AA3

AA5

AB4

DDR0_DQ29

DDR0_DQ30

DDR0_DQ31

DDR0_DQS0

DDR0_DQS0_n

DDR0_DQS1

DDR0_DQS1_n

DDR0_DQS2

DDR0_DQS2_n

DDR0_DQS2

DDR0_DQS2_n

DDR0_ODT0

DDR0_ODT1

DDR0_RESET0_n

T10

U10

VDDA_CORE_USB

VDDA_1P8_USB

VDDA_3P3_USB

USB0 and USB1 share these power rails, so each of these balls must be

connected to valid power sources when either USB0 or USB1 is used.

If USB0 and USB1 are not used, each of these balls must be connected

directly to VSS.

AA10

AA9

W10

Y11

Y10

USB0_DM

USB0_DP

USB0_RCALIB

USB0_VBUS

USB1_DM

USB1_DP

USB1_RCALIB

USB1_VBUS

If USB0 or USB1 is not used, leave the respective DM, DP, and VBUS balls

unconnected.

Note: The USB0_RCALIB and USB1_RCALIB pins can only be

left unconnected when VDDA_CORE_USB, VDDA_1P8_USB, and

VDDA_3P3_USB are connected to VSS. The USB0_RCALIB and

USB1_RCALIB pins must be connected to VSS through separate

appropriate external resistors when VDDA_CORE_USB, VDDA_1P8_USB,

and VDDA_3P3_USB are connected to power sources.

T11

T12

VDDA_CORE_CSIRX0

VDDA_1P8_CSIRX0

If CSIRX0 is not used and the device boundary scan function is required, each

of these balls must be connected to valid power sources.

If CSIRX0 is not used and the device boundary scan function is not required,

each of these balls can alternatively be connected directly to VSS.

AB14

AB13

W12

W13

Y13

Y14

AA13

AA12

AB11

AB10

V10

CSI0_RXCLKN

CSI0_RXCLKP

CSI0_RXN0

CSI0_RXP0

CSI0_RXN1

CSI0_RXP1

CSI0_RXN2

CSI0_RXP2

CSI0_RXN3

CSI0_RXP3

CSI0_RXRCALIB

If CSIRX0 is not used, leave unconnected.

H12

VMON_VSYS

If VMON_VSYS is not used, this ball must be connected directly to VSS.

F12

VMON_1P8_SOC

If VMON_1P8_SOC is not used to monitor the SOC power rail, this ball must

remain connected to a 1.8-V power rail.

VMON_3P3_SOC

If VMON_3P3_SOC is not used to monitor the SOC power rail, this ball must

remain connected to a 3.3-V power rail or connected directly to VSS.

(1)

To determine which power supply is associated with any IO, see the POWER column of the Pin Attributes table.

www.ti.com

AM62A7, AM62A7-Q1, AM62A3, AM62A3-Q1

SPRSP77A – MARCH 2023 – REVISED AUGUST 2023

Submit Document Feedback

Product Folder Links: AM62A7 AM62A7-Q1 AM62A3 AM62A3-Q1

AM62A7 датащи(PDF) 75 Page - Texas Instruments

AM62A7 датащи(HTML) 75 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL