VT8235 datasheet(72/145 Pages) VIA

72 / 145 page

VT8235 V-Link South Bridge

Revision 1.22 October 24, 2002

-66-

Device 17 Function 0 Bus Control Registers

UrpuytvrÃDp

XrÃ8rp

Serial IRQ, LPC, and PC/PCI DMA Control

Offset 52 – Serial IRQ & LPC Control (00h)..................RW

Reserved

........................................ always reads 0

LPC Short Wait Abort

Disable .................................................. default

Enable.

During a short wait, the cycle is

aborted after 8Ts.

LPC Frame Wait State Time

Frame Wait State is 1T.......................... default

Frame Wait State is 2T

LPC Stop to Start Frame Wait State

Enable.

One idle state is inserted between

Stop and Start ........................................ default

Disable.

Stop is followed immediately by

Start.

Serial IRQ

Disable .................................................. default

Enable (IRQ asserted via SerialIRQ pin AE10)

Serial IRQ Quiet Mode

Continuous Mode .................................. default

Quiet Mode

1-0

Serial IRQ Start-Frame Width

00 4 PCI Clocks ......................................... default

01 6 PCI Clocks

10 8 PCI Clocks

11 10 PCI Clocks

Offset 53 – PC/PCI DMA Control ...................................RW

PCI DMA Pair A and Pair B

Disable .................................................. default

Enable

PCI DMA Channel 7

Disable .................................................. default

Enable

PCI DMA Channel 6

Disable .................................................. default

Enable

PCI DMA Channel 5

Disable .................................................. default

Enable

PCI DMA Channel 3

Disable .................................................. default

Enable

PCI DMA Channel 2

Disable .................................................. default

Enable

PCI DMA Channel 1

Disable .................................................. default

Enable

PCI DMA Channel 0

Disable .................................................. default

Enable

Plug and Play Control - PCI

Offset 54 - PCI Interrupt Polarity................................... RW

7-4

Reserved

........................................always reads 0

The following bits all default to “level” triggered (0)

PCI INTA# Invert (edge) / Non-invert (level)

. (1/0)

PCI INTB# Invert (edge) / Non-invert (level)

. (1/0)

PCI INTC# Invert (edge) / Non-invert (level)

. (1/0)

PCI INTD# Invert (edge) / Non-invert (level)

. (1/0)

Note:

PCI INTA-D# normally connect to PCI interrupt pins

INTA-D# (see pin definitions for more information).

Offset 55 – PCI PNP Interrupt Routing 1 ...................... RW

7-4

PCI INTA# Routing

(see PnP IRQ routing table)

3-0

Reserved

........................................always reads 0

Offset 56 – PCI PNP Interrupt Routing 2 ...................... RW

7-4

PCI INTC# Routing

(see PnP IRQ routing table)

3-0

PCI INTB# Routing

(see PnP IRQ routing table)

Offset 57 – PCI PNP Interrupt Routing 3 ...................... RW

7-4

PCI INTD# Routing

(see PnP IRQ routing table)

3-0 Reserved

........................................always reads 0

Table 11. PnP IRQ Routing Table

0000 Disabled ................................................. default

0001 IRQ1

0010 Reserved

0011 IRQ3

0100 IRQ4

0101 IRQ5

0110 IRQ6

0111 IRQ7

1000 Reserved

1001 IRQ9

1010 IRQ10

1011 IRQ11

1100 IRQ12

1101 Reserved

1110 IRQ14

1111 IRQ15

VT8235 датащи(PDF) 72 Page - VIA Technologies, Inc.

VT8235 датащи(HTML) 72 Page - VIA Technologies, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL