| поискавой системы для электроныых деталей |
|
ADE9078ACPZ датащи(PDF) 100 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADE9078ACPZ датащи(HTML) 100 Page - Analog Devices |
|
100 / 108 page ![]() Data Sheet ADE9078 Rev. 0| Page 99 of 107 Addr. Name Bits Bit Name Settings Description Reset Access 0x481 CONFIG1 15 EXT_REF Set this bit if using an external voltage reference. 0x0 R/W [14:13] RESERVED Reserved. 0x0 R 12 IRQ0_ON_IRQ1 Set this bit to combine all the interrupts onto a single interrupt pin, IRQ1, instead of using two pins, IRQ0 and IRQ1. Note that the IRQ0 pin still indicates the enabled IRQ0 events while in this mode and the IRQ1 indicates both IRQ1 and IRQ0 events. 0x0 R/W 11 BURST_EN Set this bit to enable burst read functionality on the registers from Address 0x500 to Address 0x6FF. Note that this bit disables the CRC being appended to SPI register reads. 0x0 R/W 10 RESERVED Reserved. 0x0 R [9:8] PWR_SETTLE These bits configure the time for the power and filter based rms measurements to settle before starting the power, energy and CF accumulations. 0x0 R/W 0: 64 ms. 1: 128 ms. 2: 256 ms. 3: 0 ms. [7:6] RESERVED Reserved. 0x0 R 5 CF_ACC_CLR Set this bit to clear the accumulation in the digital to frequency converter and CFDEN counter. Note that this bit automatically clears itself. 0x0 W 4 RESERVED Reserved. 0x0 R [3:2] CF4_CFG These bits select which function to output on the CF4 pin. 0x0 R/W 00 CF4, from digital to frequency converter. 01 CF4, from digital to frequency converter. 10 EVENT. 11 DREADY. 1 CF3_CFG This bit selects which function to output on the CF3 pin. 0x0 R/W 0 CF3, from digital to frequency converter. 1 Zero Crossing output selected by the ZX_SEL bits in the ZX_LP_SEL register. 0 SWRST Set this bit to initiate a software reset. Note that this bit is self clearing. 0x0 W1 0x490 CFMODE 15 CF4DIS CF4 output disable. Set this bit to disable the CF4 output and bring the pin high. Note that when this bit is set, the CFx bit in STATUS0 is not set when a CF pulse is accumulated in the digital to frequency converter. 0x0 R/W 14 CF3DIS CF3 output disable--see CF4DIS. 0x0 R/W 13 CF2DIS CF2 output disable--see CF4DIS. 0x0 R/W 12 CF1DIS CF1 output disable--see CF4DIS 0x0 R/W |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |