поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

RM0319 датащи(PDF) 351 Page - STMicroelectronics

номер детали RM0319
подробное описание детали  SPEAr320S architecture and functionality
PDF  368 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0319 датащи(HTML) 351 Page - STMicroelectronics

Back Button RM0319 Datasheet HTML 347Page - STMicroelectronics RM0319 Datasheet HTML 348Page - STMicroelectronics RM0319 Datasheet HTML 349Page - STMicroelectronics RM0319 Datasheet HTML 350Page - STMicroelectronics RM0319 Datasheet HTML 351Page - STMicroelectronics RM0319 Datasheet HTML 352Page - STMicroelectronics RM0319 Datasheet HTML 353Page - STMicroelectronics RM0319 Datasheet HTML 354Page - STMicroelectronics RM0319 Datasheet HTML 355Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 351 / 368 page
background image
RM0319
DMA controller (DMAC)
Doc ID 022640 Rev 3
351/368
36
DMA controller (DMAC)
This chapter focuses on DMAC functionality and operation.
For technical details about the programmable registers related to the DMAC, refer to the
DMAC registers in the following companion document:
●
RM0321: SPEAr320S address map and registers
36.1
Overview
The DMA controller is able to service up to 8 independent DMA channels for sequential data
transfers between single source and destination (memory-to-memory, memory-to-
peripheral, peripheral-to-memory, and peripheral-to-peripheral).
36.2
Main features
●
Each DMA channel can support a unidirectional transfer, with internal 16-words FIFO
per channel.
●
16 peripheral DMA request lines, where each peripheral connected to the DMAC can
assert either a single DMA request or a Burst DMA request (with programmable size to
increase data transfer effectiveness).
●
Hardware priority (0 the highest to 7 the lowest) for each DMA channel to manage
requests from more than 1 channel at the same time.
●
Scatter or gather DMA support through the use of linked lists.
●
An AHB slave acting as programming interface to access to DMA control registers
●
Two AHB masters for data transfer following a DMA request
●
32-bit AHB master bus width, supporting 8-/16-/32-bit wide transactions
●
Support both big-endian and little-endian (little endian is the default mode on DMAC
reset)
●
Separate and combined DMA error and DMA count interrupt requests, with three
interrupt request signals (DMACINTTC, DMACINTERR and DMACINTR)
●
Interrupt masking and raw interrupt status (prior to masking)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com