RM0319 datasheet(266/368 Pages) STMICROELECTRONICS

266 / 368 page

Extended general purpose I/O (PL_GPIO)

RM0319

266/368

Doc ID 022640 Rev 3

The GPIO functionality is independent of any of the functional modes listed in Section 32.2:

I/O multiplexing scheme configuration (whether legacy or extended).

When a pin is enabled as GPIO (through GPIO_SELECTx register), it can be used it as

GPIO_out, GPIO_in or interrupt with programmable edge detection.

●

The status of each of the edge-programmable GPIO interrupts can be read from the

GPIO_IRQx registers. The combined status is indicated by NGPIO_INTR (bit 6 of the

IrqStatus_Reg.

●

For backward compatibility with legacy designs, the interrupt status of each of the

“rising-edge only” GPIO interrupts can be read from the GPIO_MASKED_INTx

registers. Their combined status is indicated by the GPIO_INTR (bit 0 of the

IrqStatus_Reg).

In both of the above cases, GPIO interrupts are available when the I/O is selected as GPIO,

independent of any functional mode. The GPIO_IRQ_MASKx registers mask GPIO

interrupts in all modes.

When using Extended mode, you can also configure some pins as GPIO input by

programming the RAS_iosel_reg registers. This is possible in those cases where the pin

multiplexing is not fully used for other signals.

23.2.1

PL_GPIO external interrupts

In GPIO input mode, interrupts can be enabled by clearing the corresponding mask bit in the

GPIO interrupt mask registers.

Interrupt polarity can be selected as rising edge or falling edge in the GPIO edge polarity

registers.

When a interrupt event occurs on one of the PL_GPIO pins an interrupt status flag is set in

the corresponding bit of the GPIO interrupt status registers.

All the GPIO interrupts are ORed into a single interrupt request (IRQ30) sent to the vectored

interrupt controller (VIC).

The interrupt flags can be cleared by writing 0 in the corresponding bit of the GPIO interrupt

status register

Example:

To enable GPIO_43 for edge interrupt detection, the following registers need to be

programmed:

1. Enable RAS_GPIOs (select RAS functionality)

RAS_Select_REG &= 0xFFFFFFFE;

2. Enable pin as GPIO

GPIO_SELECT1 |= 0x800;

3. Enable GPIO as input

GPIO_EN1 |= 0x800;

4. Edge programming for interrupts

GPIO_IRQ_EDGE1 |= 0x800;

-> rising edge detection

GPIO_IRQ_EDGE1 &= 0xFFFFF7FF;

-> falling edge detection

RM0319 датащи(PDF) 266 Page - STMicroelectronics

RM0319 датащи(HTML) 266 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL