поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PM0056 датащи(PDF) 145 Page - STMicroelectronics

номер детали PM0056
подробное описание детали  This programming manual provides information
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0056 датащи(HTML) 145 Page - STMicroelectronics

Back Button PM0056 Datasheet HTML 141Page - STMicroelectronics PM0056 Datasheet HTML 142Page - STMicroelectronics PM0056 Datasheet HTML 143Page - STMicroelectronics PM0056 Datasheet HTML 144Page - STMicroelectronics PM0056 Datasheet HTML 145Page - STMicroelectronics PM0056 Datasheet HTML 146Page - STMicroelectronics PM0056 Datasheet HTML 147Page - STMicroelectronics PM0056 Datasheet HTML 148Page - STMicroelectronics PM0056 Datasheet HTML 149Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 145 / 156 page
background image
DocID15491 Rev 5
145/156
PM0056
Core peripherals
4.4.11
Hard fault status register (SCB_HFSR)
Address offset: 0x2C
Reset value: 0x0000 0000
Required privilege: Privileged
The HFSR gives information about events that activate the hard fault handler.
This register is read, write to clear. This means that bits in the register read normally, but
writing 1 to any bit clears that bit to 0.
Bit 2
Reserved, must be kept cleared
Bit 1
DACCVIOL: Data access violation flag
When this bit is 1, the PC value stacked for the exception return points to the faulting
instruction. The processor has loaded the MMAR with the address of the attempted access.
0: No data access violation fault
1: The processor attempted a load or store at a location that does not permit the operation.
Bit 1
IACCVIOL: Instruction access violation flag
This fault occurs on any access to an XN region.
When this bit is 1, the PC value stacked for the exception return points to the faulting
instruction. The processor has not written a fault address to the MMAR.
0: No instruction access violation fault
1: The processor attempted an instruction fetch from a location that does not permit
execution.
31
3029
28
27
26
25
24
23
22
21
20
19
18
17
16
DEBU
G_VT
FORC
ED
Reserved
rc_w1
rc_w1
15
14
13
12
11
10
9
8
76
54
3
21
0
Reserved
VECT
TBL
Res.
rc_w1
Bit 31
DEBUG_VT:
Reserved for Debug use. When writing to the register you must write 0 to this bit, otherwise
behavior is unpredictable.
Bit 30
FORCED: Forced hard fault
Indicates a forced hard fault, generated by escalation of a fault with configurable priority that
cannot be handles, either because of priority or because it is disabled:
When this bit is set to 1, the hard fault handler must read the other fault status registers to find
the cause of the fault.
0: No forced hard fault
1: Forced hard fault.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com