поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M68ICS08GR датащи(PDF) 193 Page - Freescale Semiconductor, Inc

номер детали M68ICS08GR
подробное описание детали  M68HC08 Microcontrollers
PDF  408 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68ICS08GR датащи(HTML) 193 Page - Freescale Semiconductor, Inc

Back Button M68ICS08GR Datasheet HTML 189Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 190Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 191Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 192Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 193Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 194Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 195Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 196Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 197Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 193 / 408 page
background image
Monitor ROM (MON)
Functional Description
MC68HC908GR8 — Rev 4.0
Technical Data
MOTOROLA
Monitor ROM (MON)
193
If entering monitor mode with VTST applied on IRQ (condition set 1), the
CGMOUT frequency is equal to the CGMXCLK frequency and the OSC1
input directly generates internal bus clocks. In this case, the OSC1
signal must have a 50% duty cycle at maximum bus frequency.
If entering monitor mode without high voltage applied on IRQ (condition
set 2 or 3, where applied voltage is either VDD or VSS), then all port B pin
Table 15-1. Monitor Mode Signal Requirements and Options
IRQ
RESET
$FFFE/
$FFFF
PLL
PTB0 PTB1
External
Clock(1)
CGMOUT
Bus
Freq
COP
For Serial
Communication
Comment
PTA0 PTA1
Baud
Rate(2) (3)
X
GND
X
X
X
X
X
0
0
Disabled
X
X
0
No operation until
reset goes high
VTST
VDD
or
VTST
XOFF
1
0
9.8304
MHz
4.9152
MHz
2.4576
MHz
Disabled
1
0
9600
PTB0 and PTB1
voltages only
required if
IRQ =VTST
X1
DNA
VDD
VDD
$FFFF
OFF
X
X
9.8304
MHz
4.9152
MHz
2.4576
MHz
Disabled
1
0
9600
External frequency
always divided by
4
X1
DNA
GND
VDD
$FFFF
ON
X
X
32.768
kHz
4.9152
MHz
2.4576
MHz
Disabled
1
0
9600
PLL enabled (BCS
set) in monitor
code
X1
DNA
VDD
or
GND
VTST
$FFFF
OFF
X
X
X
——
Enabled
X
X
—
Enters user mode
— will encounter
an illegal address
reset
VDD
or
GND
VDD
or
VTST
Not
$FFFF
OFF
X
X
X
——
Enabled
X
X
—
Enters user mode
Notes:
1. External clock is derived by a 32.768 kHz crystal or a 9.8304 MHz off-chip oscillator
2. PTA0 = 1 if serial communication; PTA0 = X if parallel communication
3. PTA1 = 0
→ serial, PTA1 = 1 → parallel communication for security code entry
4. DNA = does not apply, X = don’t care
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com